./chc-comp-wrapper.sh ../../../chc-comp24-benchmarks/LIA/chc-comp24-LIA-029.smt2 .


--------------------------------------------------------------------------------


This is Ultimate 0.3.0-dev-42d8767-m
[2025-04-28 21:21:38,698 INFO  L188        SettingsManager]: Resetting all preferences to default values...
[2025-04-28 21:21:38,798 INFO  L114        SettingsManager]: Loading settings from /tmp/vcloud_worker_vcloud-master_on_vcloud-master/run_dir_c3416521-1719-454f-bb67-d9812b0b90bb/chc-comp25-scripts/participants/UltimateUnihorn/./chccomp-Unihorn_Default.epf
[2025-04-28 21:21:38,804 WARN  L101        SettingsManager]: Preference file contains the following unknown settings:
[2025-04-28 21:21:38,804 WARN  L103        SettingsManager]:   * de.uni_freiburg.informatik.ultimate.core.Log level for class
[2025-04-28 21:21:38,829 INFO  L130        SettingsManager]: Preferences different from defaults after loading the file:
[2025-04-28 21:21:38,829 INFO  L151        SettingsManager]: Preferences of UltimateCore differ from their defaults:
[2025-04-28 21:21:38,830 INFO  L153        SettingsManager]:  * Log level for class=de.uni_freiburg.informatik.ultimate.lib.smtlibutils.quantifier.QuantifierPusher=ERROR;
[2025-04-28 21:21:38,830 INFO  L151        SettingsManager]: Preferences of Boogie Procedure Inliner differ from their defaults:
[2025-04-28 21:21:38,830 INFO  L153        SettingsManager]:  * Ignore calls to procedures called more than once=ONLY_FOR_SEQUENTIAL_PROGRAMS
[2025-04-28 21:21:38,831 INFO  L151        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2025-04-28 21:21:38,831 INFO  L153        SettingsManager]:  * Create parallel compositions if possible=false
[2025-04-28 21:21:38,831 INFO  L153        SettingsManager]:  * Use SBE=true
[2025-04-28 21:21:38,831 INFO  L151        SettingsManager]: Preferences of ChcToBoogie differ from their defaults:
[2025-04-28 21:21:38,831 INFO  L153        SettingsManager]:  * Use one large procedure with gotos to replace tail recursive calls=false
[2025-04-28 21:21:38,831 INFO  L151        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2025-04-28 21:21:38,832 INFO  L153        SettingsManager]:  * Size of a code block=SequenceOfStatements
[2025-04-28 21:21:38,832 INFO  L153        SettingsManager]:  * SMT solver=External_DefaultMode
[2025-04-28 21:21:38,832 INFO  L153        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000
[2025-04-28 21:21:38,832 INFO  L151        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2025-04-28 21:21:38,832 INFO  L153        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2025-04-28 21:21:38,832 INFO  L153        SettingsManager]:  * Trace refinement strategy=CAMEL
[2025-04-28 21:21:38,834 INFO  L153        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2025-04-28 21:21:38,834 INFO  L153        SettingsManager]:  * Automaton type used in concurrency analysis=PETRI_NET
[2025-04-28 21:21:38,834 INFO  L153        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2025-04-28 21:21:38,835 INFO  L151        SettingsManager]: Preferences of SmtParser differ from their defaults:
[2025-04-28 21:21:38,835 INFO  L153        SettingsManager]:  * SmtParser Mode=UltimateTreeAutomizer
[2025-04-28 21:21:39,209 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2025-04-28 21:21:39,224 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2025-04-28 21:21:39,228 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2025-04-28 21:21:39,229 INFO  L270        PluginConnector]: Initializing SmtParser...
[2025-04-28 21:21:39,230 INFO  L274        PluginConnector]: SmtParser initialized
[2025-04-28 21:21:39,233 INFO  L431   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /tmp/vcloud_worker_vcloud-master_on_vcloud-master/run_dir_c3416521-1719-454f-bb67-d9812b0b90bb/chc-comp25-scripts/participants/UltimateUnihorn/../../../chc-comp24-benchmarks/LIA/chc-comp24-LIA-029.smt2
[2025-04-28 21:21:39,236 INFO  L314              SmtParser]: Parsing .smt2 file as a set of Horn Clauses
[2025-04-28 21:21:39,243 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
unknown
[2025-04-28 21:21:39,637 INFO  L339              SmtParser]: Successfully executed SMT file /tmp/vcloud_worker_vcloud-master_on_vcloud-master/run_dir_c3416521-1719-454f-bb67-d9812b0b90bb/chc-comp25-scripts/participants/UltimateUnihorn/../../../chc-comp24-benchmarks/LIA/chc-comp24-LIA-029.smt2
[2025-04-28 21:21:39,640 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2025-04-28 21:21:39,642 INFO  L133        ToolchainWalker]: Walking toolchain with 4 elements.
[2025-04-28 21:21:39,642 INFO  L112        PluginConnector]: ------------------------ChcToBoogie----------------------------
[2025-04-28 21:21:39,643 INFO  L270        PluginConnector]: Initializing ChcToBoogie...
[2025-04-28 21:21:39,643 INFO  L274        PluginConnector]: ChcToBoogie initialized
[2025-04-28 21:21:39,650 INFO  L184        PluginConnector]: Executing the observer ChcToBoogieObserver from plugin ChcToBoogie for "de.uni_freiburg.informatik.ultimate.source.smtparser OTHER 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,719 INFO  L201        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39 Unit
[2025-04-28 21:21:39,720 INFO  L131        PluginConnector]: ------------------------ END ChcToBoogie----------------------------
[2025-04-28 21:21:39,721 INFO  L112        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2025-04-28 21:21:39,721 INFO  L270        PluginConnector]: Initializing Boogie Preprocessor...
[2025-04-28 21:21:39,721 INFO  L274        PluginConnector]: Boogie Preprocessor initialized
[2025-04-28 21:21:39,742 INFO  L184        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,742 INFO  L184        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,783 INFO  L184        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,787 INFO  L184        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,795 INFO  L184        PluginConnector]: Executing the observer ReplaceArrayAssignments from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,800 INFO  L184        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,802 INFO  L184        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,807 INFO  L184        PluginConnector]: Executing the observer LTLStepAnnotator from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,808 INFO  L184        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,841 INFO  L131        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2025-04-28 21:21:39,842 INFO  L112        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2025-04-28 21:21:39,842 INFO  L270        PluginConnector]: Initializing RCFGBuilder...
[2025-04-28 21:21:39,842 INFO  L274        PluginConnector]: RCFGBuilder initialized
[2025-04-28 21:21:39,843 INFO  L184        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (1/1) ...
[2025-04-28 21:21:39,850 INFO  L173          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000
[2025-04-28 21:21:39,869 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2025-04-28 21:21:39,885 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null)
[2025-04-28 21:21:39,889 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (1)] Waiting until timeout for monitored process
[2025-04-28 21:21:39,902 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure False given in one single declaration
[2025-04-28 21:21:39,902 INFO  L130     BoogieDeclarations]: Found specification of procedure False
[2025-04-28 21:21:39,903 INFO  L138     BoogieDeclarations]: Found implementation of procedure False
[2025-04-28 21:21:39,903 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ERR given in one single declaration
[2025-04-28 21:21:39,903 INFO  L130     BoogieDeclarations]: Found specification of procedure ERR
[2025-04-28 21:21:39,903 INFO  L138     BoogieDeclarations]: Found implementation of procedure ERR
[2025-04-28 21:21:39,903 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure MAIN given in one single declaration
[2025-04-28 21:21:39,903 INFO  L130     BoogieDeclarations]: Found specification of procedure MAIN
[2025-04-28 21:21:39,903 INFO  L138     BoogieDeclarations]: Found implementation of procedure MAIN
[2025-04-28 21:21:39,903 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure INIT_STATE given in one single declaration
[2025-04-28 21:21:39,903 INFO  L130     BoogieDeclarations]: Found specification of procedure INIT_STATE
[2025-04-28 21:21:39,904 INFO  L138     BoogieDeclarations]: Found implementation of procedure INIT_STATE
[2025-04-28 21:21:39,904 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure top_reset given in one single declaration
[2025-04-28 21:21:39,904 INFO  L130     BoogieDeclarations]: Found specification of procedure top_reset
[2025-04-28 21:21:39,904 INFO  L138     BoogieDeclarations]: Found implementation of procedure top_reset
[2025-04-28 21:21:39,904 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure First_reset given in one single declaration
[2025-04-28 21:21:39,904 INFO  L130     BoogieDeclarations]: Found specification of procedure First_reset
[2025-04-28 21:21:39,904 INFO  L138     BoogieDeclarations]: Found implementation of procedure First_reset
[2025-04-28 21:21:39,904 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure illinois_reset given in one single declaration
[2025-04-28 21:21:39,905 INFO  L130     BoogieDeclarations]: Found specification of procedure illinois_reset
[2025-04-28 21:21:39,905 INFO  L138     BoogieDeclarations]: Found implementation of procedure illinois_reset
[2025-04-28 21:21:39,905 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure Sofar_reset given in one single declaration
[2025-04-28 21:21:39,905 INFO  L130     BoogieDeclarations]: Found specification of procedure Sofar_reset
[2025-04-28 21:21:39,905 INFO  L138     BoogieDeclarations]: Found implementation of procedure Sofar_reset
[2025-04-28 21:21:39,905 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure top_step given in one single declaration
[2025-04-28 21:21:39,905 INFO  L130     BoogieDeclarations]: Found specification of procedure top_step
[2025-04-28 21:21:39,905 INFO  L138     BoogieDeclarations]: Found implementation of procedure top_step
[2025-04-28 21:21:39,905 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure First_step given in one single declaration
[2025-04-28 21:21:39,906 INFO  L130     BoogieDeclarations]: Found specification of procedure First_step
[2025-04-28 21:21:39,906 INFO  L138     BoogieDeclarations]: Found implementation of procedure First_step
[2025-04-28 21:21:39,906 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure illinois_step given in one single declaration
[2025-04-28 21:21:39,906 INFO  L130     BoogieDeclarations]: Found specification of procedure illinois_step
[2025-04-28 21:21:39,906 INFO  L138     BoogieDeclarations]: Found implementation of procedure illinois_step
[2025-04-28 21:21:39,906 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure Sofar_step given in one single declaration
[2025-04-28 21:21:39,906 INFO  L130     BoogieDeclarations]: Found specification of procedure Sofar_step
[2025-04-28 21:21:39,906 INFO  L138     BoogieDeclarations]: Found implementation of procedure Sofar_step
[2025-04-28 21:21:39,906 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure excludes9_fun given in one single declaration
[2025-04-28 21:21:39,907 INFO  L130     BoogieDeclarations]: Found specification of procedure excludes9_fun
[2025-04-28 21:21:39,907 INFO  L138     BoogieDeclarations]: Found implementation of procedure excludes9_fun
[2025-04-28 21:21:39,907 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure Ultimate.START given in one single declaration
[2025-04-28 21:21:39,907 INFO  L130     BoogieDeclarations]: Found specification of procedure Ultimate.START
[2025-04-28 21:21:39,907 INFO  L138     BoogieDeclarations]: Found implementation of procedure Ultimate.START
[2025-04-28 21:21:40,039 INFO  L234             CfgBuilder]: Building ICFG
[2025-04-28 21:21:40,042 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2025-04-28 21:21:40,460 INFO  L?                        ?]: Removed 18 outVars from TransFormulas that were not future-live.
[2025-04-28 21:21:40,460 INFO  L283             CfgBuilder]: Performing block encoding
[2025-04-28 21:21:40,474 INFO  L304             CfgBuilder]: Using library mode
[2025-04-28 21:21:40,474 INFO  L312             CfgBuilder]: Removed 5 assume(true) statements.
[2025-04-28 21:21:40,475 INFO  L201        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 28.04 09:21:40 BoogieIcfgContainer
[2025-04-28 21:21:40,475 INFO  L131        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2025-04-28 21:21:40,478 INFO  L112        PluginConnector]: ------------------------TraceAbstraction----------------------------
[2025-04-28 21:21:40,479 INFO  L270        PluginConnector]: Initializing TraceAbstraction...
[2025-04-28 21:21:40,483 INFO  L274        PluginConnector]: TraceAbstraction initialized
[2025-04-28 21:21:40,484 INFO  L184        PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.source.smtparser OTHER 28.04 09:21:39" (1/3) ...
[2025-04-28 21:21:40,485 INFO  L204        PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@463aaff1 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction OTHER 28.04 09:21:40, skipping insertion in model container
[2025-04-28 21:21:40,485 INFO  L184        PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.chctoboogie AST 28.04 09:21:39" (2/3) ...
[2025-04-28 21:21:40,485 INFO  L204        PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@463aaff1 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 28.04 09:21:40, skipping insertion in model container
[2025-04-28 21:21:40,485 INFO  L184        PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 28.04 09:21:40" (3/3) ...
[2025-04-28 21:21:40,487 INFO  L128   eAbstractionObserver]: Analyzing ICFG de.uni_freiburg.informatik.ultimate.plugins.chctoboogie.ChcToBoogieObserver
[2025-04-28 21:21:40,505 INFO  L217   ceAbstractionStarter]: Automizer settings: Hoare:None NWA Interpolation:FPandBP Determinization: PREDICATE_ABSTRACTION
[2025-04-28 21:21:40,508 INFO  L151   ceAbstractionStarter]: Applying trace abstraction to ICFG de.uni_freiburg.informatik.ultimate.plugins.chctoboogie.ChcToBoogieObserver that has 14 procedures, 53 locations, 70 edges, 14 initial locations, 0 loop locations, and 1 error locations.
[2025-04-28 21:21:40,575 INFO  L339      AbstractCegarLoop]: ======== Iteration 0 == of CEGAR loop == AllErrorsAtOnce ========
[2025-04-28 21:21:40,605 INFO  L340      AbstractCegarLoop]: Settings: SEPARATE_VIOLATION_CHECK=true, mInterprocedural=true, mMaxIterations=1000000, mWatchIteration=1000000, mArtifact=RCFG, mInterpolation=FPandBP, mInterpolantAutomaton=STRAIGHT_LINE, mDumpAutomata=false, mAutomataFormat=ATS_NUMERATE, mDumpPath=., mDeterminiation=PREDICATE_ABSTRACTION, mMinimize=MINIMIZE_SEVPA, mAutomataTypeConcurrency=PETRI_NET, mHoareTripleChecks=INCREMENTAL, mHoareAnnotationPositions=None, mDumpOnlyReuseAutomata=false, mLimitTraceHistogram=0, mErrorLocTimeLimit=0, mLimitPathProgramCount=0, mCollectInterpolantStatistics=true, mHeuristicEmptinessCheck=false, mHeuristicEmptinessCheckAStarHeuristic=ZERO, mHeuristicEmptinessCheckAStarHeuristicRandomSeed=1337, mHeuristicEmptinessCheckSmtFeatureScoringMethod=DAGSIZE, mSMTFeatureExtraction=false, mSMTFeatureExtractionDumpPath=., mOverrideInterpolantAutomaton=false, mMcrInterpolantMethod=WP, mPorIndependenceSettings=[Lde.uni_freiburg.informatik.ultimate.lib.tracecheckerutils.partialorder.independence.IndependenceSettings;@55eaded, mLbeIndependenceSettings=[IndependenceType=SEMANTIC, AbstractionType=NONE, UseConditional=false, UseSemiCommutativity=true, Solver=Z3, SolverTimeout=1000ms]
[2025-04-28 21:21:40,606 INFO  L341      AbstractCegarLoop]: Starting to check reachability of 1 error locations.
[2025-04-28 21:21:40,613 INFO  L278                IsEmpty]: Start isEmpty. Operand  has 53 states, 24 states have (on average 1.0416666666666667) internal successors, (25), 25 states have internal predecessors, (25), 14 states have call successors, (15), 13 states have call predecessors, (15), 13 states have return successors, (15), 14 states have call predecessors, (15), 14 states have call successors, (15)
[2025-04-28 21:21:40,628 INFO  L284                IsEmpty]: Finished isEmpty. Found accepting run of length 50
[2025-04-28 21:21:40,629 INFO  L210           NwaCegarLoop]: Found error trace
[2025-04-28 21:21:40,630 INFO  L218           NwaCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2025-04-28 21:21:40,631 INFO  L403      AbstractCegarLoop]: === Iteration 1 === Targeting Ultimate.STARTErr0ASSERT_VIOLATIONCHC_SATISFIABILITY === [Ultimate.STARTErr0ASSERT_VIOLATIONCHC_SATISFIABILITY] ===
[2025-04-28 21:21:40,638 INFO  L155       PredicateUnifier]: Initialized classic predicate unifier
[2025-04-28 21:21:40,638 INFO  L85        PathProgramCache]: Analyzing trace with hash -200935148, now seen corresponding path program 1 times
[2025-04-28 21:21:40,645 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2025-04-28 21:21:40,645 INFO  L324   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1437874185]
[2025-04-28 21:21:40,646 INFO  L97    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2025-04-28 21:21:40,646 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2025-04-28 21:21:40,710 INFO  L108    AnnotateAndAsserter]: Assert order NOT_INCREMENTALLY partitioned 49 statements into 1 equivalence classes.
[2025-04-28 21:21:40,861 INFO  L111    AnnotateAndAsserter]: Assert order NOT_INCREMENTALLY issued 1 check-sat command(s) and asserted 49 of 49 statements.
[2025-04-28 21:21:40,862 INFO  L114    AnnotateAndAsserter]: Assert order NOT_INCREMENTALLY issued 1 check-sat command(s)
[2025-04-28 21:21:40,862 INFO  L115    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2025-04-28 21:21:43,996 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2025-04-28 21:21:43,997 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2025-04-28 21:21:43,997 INFO  L324   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1437874185]
[2025-04-28 21:21:43,998 INFO  L158   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1437874185] provided 1 perfect and 0 imperfect interpolant sequences
[2025-04-28 21:21:43,998 INFO  L185   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2025-04-28 21:21:44,001 INFO  L198   FreeRefinementEngine]: Number of different interpolants: perfect sequences [18] imperfect sequences [] total 18
[2025-04-28 21:21:44,003 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [985364233]
[2025-04-28 21:21:44,004 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2025-04-28 21:21:44,008 INFO  L562      AbstractCegarLoop]: INTERPOLANT automaton has 18 states
[2025-04-28 21:21:44,009 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2025-04-28 21:21:44,039 INFO  L144   InterpolantAutomaton]: Constructing interpolant automaton starting with 18 interpolants.
[2025-04-28 21:21:44,041 INFO  L146   InterpolantAutomaton]: CoverageRelationStatistics Valid=36, Invalid=270, Unknown=0, NotChecked=0, Total=306
[2025-04-28 21:21:44,043 INFO  L87              Difference]: Start difference. First operand  has 53 states, 24 states have (on average 1.0416666666666667) internal successors, (25), 25 states have internal predecessors, (25), 14 states have call successors, (15), 13 states have call predecessors, (15), 13 states have return successors, (15), 14 states have call predecessors, (15), 14 states have call successors, (15) Second operand  has 18 states, 11 states have (on average 2.090909090909091) internal successors, (23), 13 states have internal predecessors, (23), 8 states have call successors, (13), 1 states have call predecessors, (13), 11 states have return successors, (13), 10 states have call predecessors, (13), 8 states have call successors, (13)
[2025-04-28 21:21:44,864 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2025-04-28 21:21:44,864 INFO  L93              Difference]: Finished difference Result 53 states and 55 transitions.
[2025-04-28 21:21:44,866 INFO  L140   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 18 states. 
[2025-04-28 21:21:44,869 INFO  L79                 Accepts]: Start accepts. Automaton has  has 18 states, 11 states have (on average 2.090909090909091) internal successors, (23), 13 states have internal predecessors, (23), 8 states have call successors, (13), 1 states have call predecessors, (13), 11 states have return successors, (13), 10 states have call predecessors, (13), 8 states have call successors, (13) Word has length 49
[2025-04-28 21:21:44,870 INFO  L85                 Accepts]: Finished accepts. some prefix is accepted.
[2025-04-28 21:21:44,886 INFO  L225             Difference]: With dead ends: 53
[2025-04-28 21:21:44,887 INFO  L226             Difference]: Without dead ends: 53
[2025-04-28 21:21:44,889 INFO  L436           NwaCegarLoop]: 0 DeclaredPredicates, 22 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 20 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 30 ImplicationChecksByTransitivity, 0.9s TimeCoverageRelationStatistics Valid=58, Invalid=404, Unknown=0, NotChecked=0, Total=462
[2025-04-28 21:21:44,900 INFO  L437           NwaCegarLoop]: 43 mSDtfsCounter, 5 mSDsluCounter, 556 mSDsCounter, 0 mSdLazyCounter, 160 mSolverCounterSat, 5 mSolverCounterUnsat, 0 mSolverCounterUnknown, 0 mSolverCounterNotChecked, 0.3s Time, 0 mProtectedPredicate, 0 mProtectedAction, 8 SdHoareTripleChecker+Valid, 599 SdHoareTripleChecker+Invalid, 165 SdHoareTripleChecker+Unknown, 0 SdHoareTripleChecker+Unchecked, 0.0s SdHoareTripleChecker+Time, 5 IncrementalHoareTripleChecker+Valid, 160 IncrementalHoareTripleChecker+Invalid, 0 IncrementalHoareTripleChecker+Unknown, 0 IncrementalHoareTripleChecker+Unchecked, 0.3s IncrementalHoareTripleChecker+Time
[2025-04-28 21:21:44,901 INFO  L438           NwaCegarLoop]: SdHoareTripleChecker [8 Valid, 599 Invalid, 165 Unknown, 0 Unchecked, 0.0s Time], IncrementalHoareTripleChecker [5 Valid, 160 Invalid, 0 Unknown, 0 Unchecked, 0.3s Time]
[2025-04-28 21:21:44,921 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 53 states.
[2025-04-28 21:21:44,950 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 53 to 53.
[2025-04-28 21:21:44,953 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 53 states, 24 states have (on average 1.0) internal successors, (24), 24 states have internal predecessors, (24), 14 states have call successors, (15), 13 states have call predecessors, (15), 14 states have return successors, (16), 15 states have call predecessors, (16), 14 states have call successors, (16)
[2025-04-28 21:21:44,961 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 53 states to 53 states and 55 transitions.
[2025-04-28 21:21:44,962 INFO  L79                 Accepts]: Start accepts. Automaton has 53 states and 55 transitions. Word has length 49
[2025-04-28 21:21:44,964 INFO  L85                 Accepts]: Finished accepts. word is rejected.
[2025-04-28 21:21:44,964 INFO  L485      AbstractCegarLoop]: Abstraction has 53 states and 55 transitions.
[2025-04-28 21:21:44,964 INFO  L486      AbstractCegarLoop]: INTERPOLANT automaton has  has 18 states, 11 states have (on average 2.090909090909091) internal successors, (23), 13 states have internal predecessors, (23), 8 states have call successors, (13), 1 states have call predecessors, (13), 11 states have return successors, (13), 10 states have call predecessors, (13), 8 states have call successors, (13)
[2025-04-28 21:21:44,965 INFO  L278                IsEmpty]: Start isEmpty. Operand 53 states and 55 transitions.
[2025-04-28 21:21:44,967 INFO  L284                IsEmpty]: Finished isEmpty. Found accepting run of length 73
[2025-04-28 21:21:44,969 INFO  L210           NwaCegarLoop]: Found error trace
[2025-04-28 21:21:44,969 INFO  L218           NwaCegarLoop]: trace histogram [2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2025-04-28 21:21:44,969 WARN  L466      AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: SelfDestructingSolverStorable1
[2025-04-28 21:21:44,969 INFO  L403      AbstractCegarLoop]: === Iteration 2 === Targeting Ultimate.STARTErr0ASSERT_VIOLATIONCHC_SATISFIABILITY === [Ultimate.STARTErr0ASSERT_VIOLATIONCHC_SATISFIABILITY] ===
[2025-04-28 21:21:44,970 INFO  L155       PredicateUnifier]: Initialized classic predicate unifier
[2025-04-28 21:21:44,970 INFO  L85        PathProgramCache]: Analyzing trace with hash -1411299488, now seen corresponding path program 1 times
[2025-04-28 21:21:44,971 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2025-04-28 21:21:44,971 INFO  L324   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1758932395]
[2025-04-28 21:21:44,971 INFO  L97    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2025-04-28 21:21:44,971 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2025-04-28 21:21:45,037 INFO  L108    AnnotateAndAsserter]: Assert order NOT_INCREMENTALLY partitioned 72 statements into 1 equivalence classes.
[2025-04-28 21:21:45,092 INFO  L111    AnnotateAndAsserter]: Assert order NOT_INCREMENTALLY issued 1 check-sat command(s) and asserted 72 of 72 statements.
[2025-04-28 21:21:45,093 INFO  L114    AnnotateAndAsserter]: Assert order NOT_INCREMENTALLY issued 1 check-sat command(s)
[2025-04-28 21:21:45,093 INFO  L115    AnnotateAndAsserter]: Conjunction of SSA is sat
[2025-04-28 21:21:45,093 INFO  L348             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2025-04-28 21:21:45,116 INFO  L108    AnnotateAndAsserter]: Assert order NOT_INCREMENTALLY partitioned 72 statements into 1 equivalence classes.
[2025-04-28 21:21:45,190 INFO  L111    AnnotateAndAsserter]: Assert order NOT_INCREMENTALLY issued 1 check-sat command(s) and asserted 72 of 72 statements.
[2025-04-28 21:21:45,191 INFO  L114    AnnotateAndAsserter]: Assert order NOT_INCREMENTALLY issued 1 check-sat command(s)
[2025-04-28 21:21:45,191 INFO  L115    AnnotateAndAsserter]: Conjunction of SSA is sat
[2025-04-28 21:21:45,250 INFO  L130   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2025-04-28 21:21:45,250 INFO  L340         BasicCegarLoop]: Counterexample is feasible
[2025-04-28 21:21:45,252 INFO  L790   garLoopResultBuilder]: Registering result UNSAFE for location Ultimate.STARTErr0ASSERT_VIOLATIONCHC_SATISFIABILITY (0 of 1 remaining)
[2025-04-28 21:21:45,254 WARN  L466      AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: SelfDestructingSolverStorable2
[2025-04-28 21:21:45,260 INFO  L422         BasicCegarLoop]: Path program histogram: [1, 1]
[2025-04-28 21:21:45,307 INFO  L171   ceAbstractionStarter]: Computing trace abstraction results
[2025-04-28 21:21:45,310 INFO  L201        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction CFG 28.04 09:21:45 BoogieIcfgContainer
[2025-04-28 21:21:45,310 INFO  L131        PluginConnector]: ------------------------ END TraceAbstraction----------------------------
[2025-04-28 21:21:45,311 INFO  L158              Benchmark]: Toolchain (without parser) took 5669.62ms. Allocated memory is still 234.9MB. Free memory was 156.0MB in the beginning and 134.2MB in the end (delta: 21.8MB). Peak memory consumption was 37.3MB. Max. memory is 33.6GB.
[2025-04-28 21:21:45,312 INFO  L158              Benchmark]: SmtParser took 0.42ms. Allocated memory is still 234.9MB. Free memory is still 172.0MB. There was no memory consumed. Max. memory is 33.6GB.
[2025-04-28 21:21:45,312 INFO  L158              Benchmark]: ChcToBoogie took 77.91ms. Allocated memory is still 234.9MB. Free memory was 156.0MB in the beginning and 154.0MB in the end (delta: 2.0MB). There was no memory consumed. Max. memory is 33.6GB.
[2025-04-28 21:21:45,312 INFO  L158              Benchmark]: Boogie Preprocessor took 119.98ms. Allocated memory is still 234.9MB. Free memory was 154.0MB in the beginning and 151.9MB in the end (delta: 2.1MB). There was no memory consumed. Max. memory is 33.6GB.
[2025-04-28 21:21:45,313 INFO  L158              Benchmark]: RCFGBuilder took 633.47ms. Allocated memory is still 234.9MB. Free memory was 151.9MB in the beginning and 126.9MB in the end (delta: 25.0MB). Peak memory consumption was 33.6MB. Max. memory is 33.6GB.
[2025-04-28 21:21:45,313 INFO  L158              Benchmark]: TraceAbstraction took 4832.10ms. Allocated memory is still 234.9MB. Free memory was 126.2MB in the beginning and 134.2MB in the end (delta: -8.0MB). Peak memory consumption was 3.7MB. Max. memory is 33.6GB.
[2025-04-28 21:21:45,315 INFO  L338   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * SmtParser took 0.42ms. Allocated memory is still 234.9MB. Free memory is still 172.0MB. There was no memory consumed. Max. memory is 33.6GB.
 * ChcToBoogie took 77.91ms. Allocated memory is still 234.9MB. Free memory was 156.0MB in the beginning and 154.0MB in the end (delta: 2.0MB). There was no memory consumed. Max. memory is 33.6GB.
 * Boogie Preprocessor took 119.98ms. Allocated memory is still 234.9MB. Free memory was 154.0MB in the beginning and 151.9MB in the end (delta: 2.1MB). There was no memory consumed. Max. memory is 33.6GB.
 * RCFGBuilder took 633.47ms. Allocated memory is still 234.9MB. Free memory was 151.9MB in the beginning and 126.9MB in the end (delta: 25.0MB). Peak memory consumption was 33.6MB. Max. memory is 33.6GB.
 * TraceAbstraction took 4832.10ms. Allocated memory is still 234.9MB. Free memory was 126.2MB in the beginning and 134.2MB in the end (delta: -8.0MB). Peak memory consumption was 3.7MB. Max. memory is 33.6GB.
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: ErrorAutomatonStatistics
    NumberErrorTraces: 0, NumberStatementsAllTraces: 0, NumberRelevantStatements: 0, 0.0s ErrorAutomatonConstructionTimeTotal, 0.0s FaulLocalizationTime, NumberStatementsFirstTrace: -1, TraceLengthAvg: 0, 0.0s ErrorAutomatonConstructionTimeAvg, 0.0s ErrorAutomatonDifferenceTimeAvg, 0.0s ErrorAutomatonDifferenceTimeTotal, NumberOfNoEnhancement: 0, NumberOfFiniteEnhancement: 0, NumberOfInfiniteEnhancement: 0
  - CounterExampleResult [Unknown line] : the set of constraint Horn clauses is unsatisfiable
    the set of constraint Horn clauses is unsatisfiable
We found a FailurePath: 
[L0]  CALL  call False();
[L0]  CALL  call ERR();
[L0]        assume !hbv_ERR_K_1;
      VAL   [hbv_ERR_K_1=false]
[L0]  CALL  call MAIN(hbv_ERR_A_2, hbv_ERR_B_3, hbv_ERR_C_4, hbv_ERR_D_5, hbv_ERR_E_6, hbv_ERR_F_7, hbv_ERR_G_8, hbv_ERR_H_9, hbv_ERR_I_10, hbv_ERR_J_11, hbv_ERR_K_1);
      VAL   [hhv_MAIN_E1_0=1, hhv_MAIN_F1_1=false, hhv_MAIN_G1_2=0, hhv_MAIN_H1_3=0, hhv_MAIN_I1_4=0, hhv_MAIN_J1_5=1, hhv_MAIN_K1_6=0, hhv_MAIN_L1_7=false, hhv_MAIN_M1_8=true, hhv_MAIN_N1_9=false, hhv_MAIN_O1_10=false]
[L0]  CALL  call top_step(hbv_MAIN_B_1, hbv_MAIN_B_2, hbv_MAIN_D_3, hbv_MAIN_E_4, hbv_MAIN_F_5, hbv_MAIN_G_6, hbv_MAIN_H_7, hbv_MAIN_H_8, hbv_MAIN_I_9, hbv_MAIN_K_10, hhv_MAIN_O1_10, hbv_MAIN_U_11, hbv_MAIN_V_12, hbv_MAIN_W_13, hbv_MAIN_X_14, hbv_MAIN_Y_15, hbv_MAIN_Z_16, hbv_MAIN_A1_17, hbv_MAIN_B1_18, hbv_MAIN_C1_19, hbv_MAIN_D1_20, hhv_MAIN_E1_0, hhv_MAIN_F1_1, hhv_MAIN_G1_2, hhv_MAIN_H1_3, hhv_MAIN_I1_4, hhv_MAIN_J1_5, hhv_MAIN_K1_6, hhv_MAIN_L1_7, hhv_MAIN_M1_8, hhv_MAIN_N1_9);
      VAL   [hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=false, hhv_top_step_D1_11=1, hhv_top_step_E1_12=false, hhv_top_step_F1_13=0, hhv_top_step_G1_14=0, hhv_top_step_H1_15=0, hhv_top_step_I1_16=0, hhv_top_step_J1_17=1, hhv_top_step_K1_18=false, hhv_top_step_L1_19=true, hhv_top_step_M1_20=false, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=1, hhv_top_step_S_0=false, hhv_top_step_T1_27=0, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=false, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=true, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]        assume ((((((((((!(((!hbv_top_step_B_8 || hhv_top_step_B1_9 <= 0) || !hbv_top_step_A_9) && ((hbv_top_step_B_8 && 0 < hhv_top_step_B1_9) || hbv_top_step_A_9)) && !((!hbv_top_step_C_7 || !hhv_top_step_L1_19) && (hhv_top_step_L1_19 || hbv_top_step_C_7))) && hhv_top_step_D1_11 == hbv_top_step_K_5) && hhv_top_step_J1_17 == hbv_top_step_I_4) && hhv_top_step_I1_16 == hbv_top_step_H_3) && !(((!hbv_top_step_M_16 || hhv_top_step_C1_10) || hbv_top_step_O_11 + hbv_top_step_R_12 + hbv_top_step_P_13 == hbv_top_step_N_14 + hbv_top_step_Q_15) && (!hhv_top_step_C1_10 || (hbv_top_step_M_16 && hbv_top_step_O_11 + hbv_top_step_R_12 + hbv_top_step_P_13 != hbv_top_step_N_14 + hbv_top_step_Q_15)))) && !((hhv_top_step_K1_18 || hbv_top_step_J_18) && (!hbv_top_step_J_18 || !hhv_top_step_K1_18))) && hhv_top_step_F1_13 == hbv_top_step_E_10) && !((!hbv_top_step_D_6 || !hhv_top_step_M1_20) && (hhv_top_step_M1_20 || hbv_top_step_D_6))) && hhv_top_step_G1_14 == hbv_top_step_F_2) && !((hhv_top_step_E1_12 || hbv_top_step_L_17) && (!hbv_top_step_L_17 || !hhv_top_step_E1_12))) && hhv_top_step_H1_15 == hbv_top_step_G_1;
      VAL   [hbv_top_step_A_9=true, hbv_top_step_B_8=true, hbv_top_step_C_7=true, hbv_top_step_D_6=false, hbv_top_step_E_10=0, hbv_top_step_F_2=0, hbv_top_step_G_1=0, hbv_top_step_H_3=0, hbv_top_step_I_4=1, hbv_top_step_J_18=false, hbv_top_step_K_5=1, hbv_top_step_L_17=false, hbv_top_step_M_16=true, hbv_top_step_N_14=0, hbv_top_step_O_11=1, hbv_top_step_P_13=0, hbv_top_step_Q_15=0, hbv_top_step_R_12=1, hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=false, hhv_top_step_D1_11=1, hhv_top_step_E1_12=false, hhv_top_step_F1_13=0, hhv_top_step_G1_14=0, hhv_top_step_H1_15=0, hhv_top_step_I1_16=0, hhv_top_step_J1_17=1, hhv_top_step_K1_18=false, hhv_top_step_L1_19=true, hhv_top_step_M1_20=false, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=1, hhv_top_step_S_0=false, hhv_top_step_T1_27=0, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=false, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=true, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]  CALL  call excludes9_fun(hhv_top_step_S_0, hhv_top_step_T_1, hhv_top_step_U_2, hhv_top_step_V_3, hhv_top_step_W_4, hhv_top_step_X_5, hhv_top_step_Y_6, hhv_top_step_Z_7, hhv_top_step_A1_8, hbv_top_step_B_8);
      VAL   [hhv_excludes9_fun_A_0=false, hhv_excludes9_fun_B_1=false, hhv_excludes9_fun_C_2=false, hhv_excludes9_fun_D_3=false, hhv_excludes9_fun_E_4=false, hhv_excludes9_fun_F_5=true, hhv_excludes9_fun_G_6=false, hhv_excludes9_fun_H_7=false, hhv_excludes9_fun_I_8=false, hhv_excludes9_fun_J_9=true]
[L0]        assume !((!hhv_excludes9_fun_J_9 || (((((((((((((((((hhv_excludes9_fun_H_7 || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4) || !hhv_excludes9_fun_C_2) && ((((((((!hhv_excludes9_fun_D_3 || hhv_excludes9_fun_H_7) || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_E_4)) && ((((((((!hhv_excludes9_fun_B_1 || hhv_excludes9_fun_H_7) || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4)) && ((((((((hhv_excludes9_fun_H_7 || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4)) && ((((((((!hhv_excludes9_fun_F_5 || hhv_excludes9_fun_H_7) || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4)) && ((((((((hhv_excludes9_fun_H_7 || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || !hhv_excludes9_fun_E_4)) && ((((((((hhv_excludes9_fun_H_7 || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4) || !hhv_excludes9_fun_I_8)) && ((((((((!hhv_excludes9_fun_G_6 || hhv_excludes9_fun_H_7) || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4)) && ((((((((hhv_excludes9_fun_H_7 || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4) || !hhv_excludes9_fun_A_0)) && ((((((((!hhv_excludes9_fun_H_7 || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4))) && ((((((((((((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_E_4) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || hhv_excludes9_fun_J_9) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && hhv_excludes9_fun_G_6) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_F_5 && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_B_1) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_E_4) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8)));
      VAL   [hhv_excludes9_fun_A_0=false, hhv_excludes9_fun_B_1=false, hhv_excludes9_fun_C_2=false, hhv_excludes9_fun_D_3=false, hhv_excludes9_fun_E_4=false, hhv_excludes9_fun_F_5=true, hhv_excludes9_fun_G_6=false, hhv_excludes9_fun_H_7=false, hhv_excludes9_fun_I_8=false, hhv_excludes9_fun_J_9=true]
[L0]  RET   call excludes9_fun(hhv_top_step_S_0, hhv_top_step_T_1, hhv_top_step_U_2, hhv_top_step_V_3, hhv_top_step_W_4, hhv_top_step_X_5, hhv_top_step_Y_6, hhv_top_step_Z_7, hhv_top_step_A1_8, hbv_top_step_B_8);
      VAL   [hbv_top_step_A_9=true, hbv_top_step_B_8=true, hbv_top_step_C_7=true, hbv_top_step_D_6=false, hbv_top_step_E_10=0, hbv_top_step_F_2=0, hbv_top_step_G_1=0, hbv_top_step_H_3=0, hbv_top_step_I_4=1, hbv_top_step_J_18=false, hbv_top_step_K_5=1, hbv_top_step_L_17=false, hbv_top_step_M_16=true, hbv_top_step_N_14=0, hbv_top_step_O_11=1, hbv_top_step_P_13=0, hbv_top_step_Q_15=0, hbv_top_step_R_12=1, hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=false, hhv_top_step_D1_11=1, hhv_top_step_E1_12=false, hhv_top_step_F1_13=0, hhv_top_step_G1_14=0, hhv_top_step_H1_15=0, hhv_top_step_I1_16=0, hhv_top_step_J1_17=1, hhv_top_step_K1_18=false, hhv_top_step_L1_19=true, hhv_top_step_M1_20=false, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=1, hhv_top_step_S_0=false, hhv_top_step_T1_27=0, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=false, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=true, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]  CALL  call Sofar_step(hbv_top_step_A_9, hbv_top_step_M_16, hbv_top_step_C_7, hbv_top_step_D_6, hhv_top_step_V1_29, hhv_top_step_W1_30);
      VAL   [hhv_Sofar_step_C_0=true, hhv_Sofar_step_D_1=true, hhv_Sofar_step_E_2=true, hhv_Sofar_step_F_3=false, hhv_Sofar_step_G_4=true, hhv_Sofar_step_H_5=false]
[L0]        assume ((((!((!hhv_Sofar_step_F_3 || !hbv_Sofar_step_A_2) && (hbv_Sofar_step_A_2 || hhv_Sofar_step_F_3)) && !((!hbv_Sofar_step_B_1 && (hhv_Sofar_step_D_1 || (hhv_Sofar_step_C_0 && hhv_Sofar_step_E_2))) && ((!hhv_Sofar_step_D_1 || !hhv_Sofar_step_C_0) || !hhv_Sofar_step_E_2))) && !((hhv_Sofar_step_G_4 || hhv_Sofar_step_D_1) && (!hhv_Sofar_step_D_1 || !hhv_Sofar_step_G_4))) && !hhv_Sofar_step_H_5) && !((hbv_Sofar_step_B_1 || hbv_Sofar_step_A_2) && (!hbv_Sofar_step_B_1 || !hbv_Sofar_step_A_2))) && !(((!hhv_Sofar_step_D_1 || !hhv_Sofar_step_C_0) && hbv_Sofar_step_B_1) && (hhv_Sofar_step_C_0 || hhv_Sofar_step_D_1));
      VAL   [hhv_Sofar_step_C_0=true, hhv_Sofar_step_D_1=true, hhv_Sofar_step_E_2=true, hhv_Sofar_step_F_3=false, hhv_Sofar_step_G_4=true, hhv_Sofar_step_H_5=false]
[L0]  RET   call Sofar_step(hbv_top_step_A_9, hbv_top_step_M_16, hbv_top_step_C_7, hbv_top_step_D_6, hhv_top_step_V1_29, hhv_top_step_W1_30);
      VAL   [hbv_top_step_A_9=true, hbv_top_step_B_8=true, hbv_top_step_C_7=true, hbv_top_step_D_6=false, hbv_top_step_E_10=0, hbv_top_step_F_2=0, hbv_top_step_G_1=0, hbv_top_step_H_3=0, hbv_top_step_I_4=1, hbv_top_step_J_18=false, hbv_top_step_K_5=1, hbv_top_step_L_17=false, hbv_top_step_M_16=true, hbv_top_step_N_14=0, hbv_top_step_O_11=1, hbv_top_step_P_13=0, hbv_top_step_Q_15=0, hbv_top_step_R_12=1, hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=false, hhv_top_step_D1_11=1, hhv_top_step_E1_12=false, hhv_top_step_F1_13=0, hhv_top_step_G1_14=0, hhv_top_step_H1_15=0, hhv_top_step_I1_16=0, hhv_top_step_J1_17=1, hhv_top_step_K1_18=false, hhv_top_step_L1_19=true, hhv_top_step_M1_20=false, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=1, hhv_top_step_S_0=false, hhv_top_step_T1_27=0, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=false, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=true, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]  CALL  call illinois_step(hhv_top_step_S_0, hhv_top_step_T_1, hhv_top_step_U_2, hhv_top_step_V_3, hhv_top_step_W_4, hhv_top_step_X_5, hhv_top_step_Y_6, hhv_top_step_Z_7, hhv_top_step_A1_8, hhv_top_step_B1_9, hbv_top_step_N_14, hbv_top_step_O_11, hbv_top_step_P_13, hbv_top_step_Q_15, hbv_top_step_E_10, hbv_top_step_F_2, hbv_top_step_G_1, hbv_top_step_H_3, hbv_top_step_I_4, hbv_top_step_J_18, hhv_top_step_P1_23, hhv_top_step_Q1_24, hhv_top_step_R1_25, hhv_top_step_S1_26, hhv_top_step_T1_27, hhv_top_step_U1_28);
      VAL   [hhv_illinois_step_A1_15=0, hhv_illinois_step_B1_16=0, hhv_illinois_step_C1_17=0, hhv_illinois_step_D1_18=1, hhv_illinois_step_E1_19=false, hhv_illinois_step_F1_20=0, hhv_illinois_step_G1_21=0, hhv_illinois_step_H1_22=0, hhv_illinois_step_I1_23=1, hhv_illinois_step_J1_24=0, hhv_illinois_step_K1_25=false, hhv_illinois_step_L_0=false, hhv_illinois_step_M_1=false, hhv_illinois_step_N_2=false, hhv_illinois_step_O_3=false, hhv_illinois_step_P_4=false, hhv_illinois_step_Q_5=true, hhv_illinois_step_R_6=false, hhv_illinois_step_S_7=false, hhv_illinois_step_T_8=false, hhv_illinois_step_U_9=1, hhv_illinois_step_V_10=0, hhv_illinois_step_W_11=1, hhv_illinois_step_X_12=0, hhv_illinois_step_Y_13=0, hhv_illinois_step_Z_14=0]
[L0]        assume (((((((((((((((((((((!(((hhv_illinois_step_L_0 && ((hhv_illinois_step_D1_18 != hhv_illinois_step_V_10 && !hbv_illinois_step_C_8) || (hbv_illinois_step_C_8 && hhv_illinois_step_V_10 + 1 != hhv_illinois_step_D1_18))) || (!hhv_illinois_step_L_0 && ((!hhv_illinois_step_M_1 && ((((!hbv_illinois_step_D_6 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10) || (hbv_illinois_step_D_6 && hhv_illinois_step_V_10 + 1 != hhv_illinois_step_D1_18)) && hhv_illinois_step_N_2) || (((!hhv_illinois_step_P_4 && ((((hbv_illinois_step_I_4 && hhv_illinois_step_C1_17 + hhv_illinois_step_D1_18 + hhv_illinois_step_A1_15 + hhv_illinois_step_Z_14 != hhv_illinois_step_V_10 + 1) || (hhv_illinois_step_D1_18 != hhv_illinois_step_V_10 && !hbv_illinois_step_I_4)) && hhv_illinois_step_Q_5) || (((hhv_illinois_step_R_6 && ((!hbv_illinois_step_J_3 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10) || (hbv_illinois_step_J_3 && hhv_illinois_step_V_10 != hhv_illinois_step_D1_18 + 1))) || (((hhv_illinois_step_S_7 && ((!hbv_illinois_step_B_1 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10) || (hbv_illinois_step_B_1 && hhv_illinois_step_V_10 != hhv_illinois_step_D1_18 + 1))) || (((!hhv_illinois_step_T_8 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10) || (hhv_illinois_step_T_8 && ((hhv_illinois_step_D1_18 != hhv_illinois_step_V_10 && !hbv_illinois_step_E_2) || (hbv_illinois_step_E_2 && hhv_illinois_step_V_10 != hhv_illinois_step_D1_18 + 1)))) && !hhv_illinois_step_S_7)) && !hhv_illinois_step_R_6)) && !hhv_illinois_step_Q_5))) || (((hhv_illinois_step_V_10 + 1 != hhv_illinois_step_D1_18 + hhv_illinois_step_Z_14 && hbv_illinois_step_H_5) || (!hbv_illinois_step_H_5 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10)) && hhv_illinois_step_P_4)) && !hhv_illinois_step_N_2))) || (hhv_illinois_step_M_1 && ((!hbv_illinois_step_F_7 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10) || (hbv_illinois_step_F_7 && hhv_illinois_step_V_10 + 1 != hhv_illinois_step_D1_18)))))) && !hbv_illinois_step_K_9) && !((hbv_illinois_step_G_11 || 1 <= hhv_illinois_step_A1_15) && (hhv_illinois_step_A1_15 < 1 || !hbv_illinois_step_G_11))) && hhv_illinois_step_I1_23 == hhv_illinois_step_W_11) && !((hbv_illinois_step_H_5 || 1 <= hhv_illinois_step_Z_14) && (!hbv_illinois_step_H_5 || hhv_illinois_step_Z_14 < 1))) && !(!hbv_illinois_step_K_9 && ((((((hbv_illinois_step_C_8 && hhv_illinois_step_A1_15 + 1 != hhv_illinois_step_X_12) || (hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hbv_illinois_step_C_8)) && hhv_illinois_step_L_0) || (hhv_illinois_step_M_1 && ((hhv_illinois_step_W_11 + 1 != hhv_illinois_step_C1_17 && hbv_illinois_step_F_7) || (!hbv_illinois_step_F_7 && hhv_illinois_step_C1_17 != hhv_illinois_step_W_11)))) || (!hhv_illinois_step_M_1 && ((hhv_illinois_step_O_3 && ((hhv_illinois_step_C1_17 != hhv_illinois_step_W_11 && !hbv_illinois_step_G_11) || (hhv_illinois_step_C1_17 + 1 != hhv_illinois_step_W_11 && hbv_illinois_step_G_11))) || (!hhv_illinois_step_O_3 && ((!hhv_illinois_step_P_4 && ((((hhv_illinois_step_W_11 != 1 && hbv_illinois_step_I_4) || (hhv_illinois_step_C1_17 != hhv_illinois_step_W_11 && !hbv_illinois_step_I_4)) && hhv_illinois_step_Q_5) || (!hhv_illinois_step_Q_5 && ((hhv_illinois_step_C1_17 != hhv_illinois_step_W_11 && !hhv_illinois_step_R_6) || (hhv_illinois_step_R_6 && ((!hbv_illinois_step_J_3 && hhv_illinois_step_C1_17 != hhv_illinois_step_W_11) || (hhv_illinois_step_W_11 + 1 != hhv_illinois_step_C1_17 && hbv_illinois_step_J_3))))))) || (((hhv_illinois_step_C1_17 + 1 != hhv_illinois_step_W_11 && hbv_illinois_step_H_5) || (!hbv_illinois_step_H_5 && hhv_illinois_step_C1_17 != hhv_illinois_step_W_11)) && hhv_illinois_step_P_4)))))) || (!hhv_illinois_step_L_0 && ((((!hhv_illinois_step_O_3 && ((((hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hhv_illinois_step_T_8) || (hhv_illinois_step_T_8 && ((hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 + 1 && hbv_illinois_step_E_2) || (hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hbv_illinois_step_E_2)))) && !hhv_illinois_step_Q_5) || (((hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hbv_illinois_step_I_4) || (hhv_illinois_step_X_12 != 0 && hbv_illinois_step_I_4)) && hhv_illinois_step_Q_5))) || (hhv_illinois_step_O_3 && ((hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hbv_illinois_step_G_11) || (hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 + 1 && hbv_illinois_step_G_11)))) && !hhv_illinois_step_N_2) || (((hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hbv_illinois_step_D_6) || (hbv_illinois_step_D_6 && hhv_illinois_step_B1_16 != hhv_illinois_step_X_12)) && hhv_illinois_step_N_2)))))) && !((!hbv_illinois_step_B_1 || hhv_illinois_step_Z_14 < 1) && (hbv_illinois_step_B_1 || 1 <= hhv_illinois_step_Z_14))) && !hhv_illinois_step_K1_25) && hhv_illinois_step_J1_24 == hhv_illinois_step_V_10) && !(((!hbv_illinois_step_F_7 || hhv_illinois_step_C1_17 < 1) || hhv_illinois_step_D1_18 < 1) && ((1 <= hhv_illinois_step_C1_17 && 1 <= hhv_illinois_step_D1_18) || hbv_illinois_step_F_7))) && hhv_illinois_step_G1_21 == hhv_illinois_step_X_12) && !((hbv_illinois_step_I_4 || 1 <= hhv_illinois_step_D1_18) && (hhv_illinois_step_D1_18 < 1 || !hbv_illinois_step_I_4))) && !(hbv_illinois_step_K_9 && (hhv_illinois_step_X_12 != 0 || hhv_illinois_step_W_11 != 0))) && !((hbv_illinois_step_C_8 || (((hhv_illinois_step_C1_17 == 0 && hhv_illinois_step_Z_14 == 0) && hhv_illinois_step_A1_15 == 0) && 1 <= hhv_illinois_step_D1_18)) && ((((hhv_illinois_step_A1_15 != 0 || hhv_illinois_step_C1_17 != 0) || hhv_illinois_step_Z_14 != 0) || hhv_illinois_step_D1_18 < 1) || !hbv_illinois_step_C_8))) && !((!hbv_illinois_step_J_3 || hhv_illinois_step_C1_17 < 1) && (1 <= hhv_illinois_step_C1_17 || hbv_illinois_step_J_3))) && !(hbv_illinois_step_K_9 && ((hhv_illinois_step_U_9 <= 0 && hhv_illinois_step_V_10 + hhv_illinois_step_U_9 != 1) || (hhv_illinois_step_V_10 != hhv_illinois_step_U_9 && 0 < hhv_illinois_step_U_9)))) && hhv_illinois_step_H1_22 == 0) && !((hbv_illinois_step_K_9 || hbv_illinois_step_A_10) && (!hbv_illinois_step_K_9 || !hbv_illinois_step_A_10))) && !(!hbv_illinois_step_K_9 && ((!hhv_illinois_step_M_1 && ((((hbv_illinois_step_D_6 && hhv_illinois_step_Y_13 != hhv_illinois_step_A1_15 + hhv_illinois_step_Z_14 + 1) || (hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13 && !hbv_illinois_step_D_6)) && hhv_illinois_step_N_2) || (((((hhv_illinois_step_Y_13 != 0 && hbv_illinois_step_H_5) || (hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13 && !hbv_illinois_step_H_5)) && hhv_illinois_step_P_4) || (!hhv_illinois_step_P_4 && ((((hhv_illinois_step_Y_13 != 0 && hbv_illinois_step_I_4) || (hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13 && !hbv_illinois_step_I_4)) && hhv_illinois_step_Q_5) || (((((!hbv_illinois_step_B_1 && hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13) || (hbv_illinois_step_B_1 && hhv_illinois_step_Y_13 + 1 != hhv_illinois_step_Z_14)) && hhv_illinois_step_S_7) || (hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13 && !hhv_illinois_step_S_7)) && !hhv_illinois_step_Q_5)))) && !hhv_illinois_step_N_2))) || (((hbv_illinois_step_F_7 && hhv_illinois_step_Y_13 != 2 + hhv_illinois_step_Z_14) || (hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13 && !hbv_illinois_step_F_7)) && hhv_illinois_step_M_1)))) && !(((!hbv_illinois_step_D_6 || hhv_illinois_step_D1_18 < 1) || hhv_illinois_step_A1_15 + hhv_illinois_step_Z_14 < 1) && (hbv_illinois_step_D_6 || (1 <= hhv_illinois_step_A1_15 + hhv_illinois_step_Z_14 && 1 <= hhv_illinois_step_D1_18)))) && !(hhv_illinois_step_Y_13 != 0 && hbv_illinois_step_K_9)) && !((!hbv_illinois_step_A_10 || !hhv_illinois_step_E1_19) && (hhv_illinois_step_E1_19 || hbv_illinois_step_A_10))) && !((hbv_illinois_step_E_2 || 1 <= hhv_illinois_step_A1_15) && (hhv_illinois_step_A1_15 < 1 || !hbv_illinois_step_E_2))) && hhv_illinois_step_F1_20 == hhv_illinois_step_Y_13;
      VAL   [hhv_illinois_step_A1_15=0, hhv_illinois_step_B1_16=0, hhv_illinois_step_C1_17=0, hhv_illinois_step_D1_18=1, hhv_illinois_step_E1_19=false, hhv_illinois_step_F1_20=0, hhv_illinois_step_G1_21=0, hhv_illinois_step_H1_22=0, hhv_illinois_step_I1_23=1, hhv_illinois_step_J1_24=0, hhv_illinois_step_K1_25=false, hhv_illinois_step_L_0=false, hhv_illinois_step_M_1=false, hhv_illinois_step_N_2=false, hhv_illinois_step_O_3=false, hhv_illinois_step_P_4=false, hhv_illinois_step_Q_5=true, hhv_illinois_step_R_6=false, hhv_illinois_step_S_7=false, hhv_illinois_step_T_8=false, hhv_illinois_step_U_9=1, hhv_illinois_step_V_10=0, hhv_illinois_step_W_11=1, hhv_illinois_step_X_12=0, hhv_illinois_step_Y_13=0, hhv_illinois_step_Z_14=0]
[L0]  RET   call illinois_step(hhv_top_step_S_0, hhv_top_step_T_1, hhv_top_step_U_2, hhv_top_step_V_3, hhv_top_step_W_4, hhv_top_step_X_5, hhv_top_step_Y_6, hhv_top_step_Z_7, hhv_top_step_A1_8, hhv_top_step_B1_9, hbv_top_step_N_14, hbv_top_step_O_11, hbv_top_step_P_13, hbv_top_step_Q_15, hbv_top_step_E_10, hbv_top_step_F_2, hbv_top_step_G_1, hbv_top_step_H_3, hbv_top_step_I_4, hbv_top_step_J_18, hhv_top_step_P1_23, hhv_top_step_Q1_24, hhv_top_step_R1_25, hhv_top_step_S1_26, hhv_top_step_T1_27, hhv_top_step_U1_28);
      VAL   [hbv_top_step_A_9=true, hbv_top_step_B_8=true, hbv_top_step_C_7=true, hbv_top_step_D_6=false, hbv_top_step_E_10=0, hbv_top_step_F_2=0, hbv_top_step_G_1=0, hbv_top_step_H_3=0, hbv_top_step_I_4=1, hbv_top_step_J_18=false, hbv_top_step_K_5=1, hbv_top_step_L_17=false, hbv_top_step_M_16=true, hbv_top_step_N_14=0, hbv_top_step_O_11=1, hbv_top_step_P_13=0, hbv_top_step_Q_15=0, hbv_top_step_R_12=1, hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=false, hhv_top_step_D1_11=1, hhv_top_step_E1_12=false, hhv_top_step_F1_13=0, hhv_top_step_G1_14=0, hhv_top_step_H1_15=0, hhv_top_step_I1_16=0, hhv_top_step_J1_17=1, hhv_top_step_K1_18=false, hhv_top_step_L1_19=true, hhv_top_step_M1_20=false, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=1, hhv_top_step_S_0=false, hhv_top_step_T1_27=0, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=false, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=true, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]  CALL  call First_step(hhv_top_step_B1_9, hbv_top_step_R_12, hbv_top_step_K_5, hbv_top_step_L_17, hhv_top_step_N1_21, hhv_top_step_O1_22);
      VAL   [hhv_First_step_C_0=1, hhv_First_step_D_1=1, hhv_First_step_E_2=1, hhv_First_step_F_3=false, hhv_First_step_G_4=1, hhv_First_step_H_5=false]
[L0]        assume ((((!((hbv_First_step_B_1 || hbv_First_step_A_2) && (!hbv_First_step_B_1 || !hbv_First_step_A_2)) && !(hhv_First_step_D_1 != hhv_First_step_C_0 && hbv_First_step_B_1)) && !hhv_First_step_H_5) && !((!hhv_First_step_F_3 || !hbv_First_step_A_2) && (hbv_First_step_A_2 || hhv_First_step_F_3))) && !(!hbv_First_step_B_1 && hhv_First_step_E_2 != hhv_First_step_D_1)) && hhv_First_step_G_4 == hhv_First_step_D_1;
      VAL   [hhv_First_step_C_0=1, hhv_First_step_D_1=1, hhv_First_step_E_2=1, hhv_First_step_F_3=false, hhv_First_step_G_4=1, hhv_First_step_H_5=false]
[L0]  RET   call First_step(hhv_top_step_B1_9, hbv_top_step_R_12, hbv_top_step_K_5, hbv_top_step_L_17, hhv_top_step_N1_21, hhv_top_step_O1_22);
      VAL   [hbv_top_step_A_9=true, hbv_top_step_B_8=true, hbv_top_step_C_7=true, hbv_top_step_D_6=false, hbv_top_step_E_10=0, hbv_top_step_F_2=0, hbv_top_step_G_1=0, hbv_top_step_H_3=0, hbv_top_step_I_4=1, hbv_top_step_J_18=false, hbv_top_step_K_5=1, hbv_top_step_L_17=false, hbv_top_step_M_16=true, hbv_top_step_N_14=0, hbv_top_step_O_11=1, hbv_top_step_P_13=0, hbv_top_step_Q_15=0, hbv_top_step_R_12=1, hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=false, hhv_top_step_D1_11=1, hhv_top_step_E1_12=false, hhv_top_step_F1_13=0, hhv_top_step_G1_14=0, hhv_top_step_H1_15=0, hhv_top_step_I1_16=0, hhv_top_step_J1_17=1, hhv_top_step_K1_18=false, hhv_top_step_L1_19=true, hhv_top_step_M1_20=false, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=1, hhv_top_step_S_0=false, hhv_top_step_T1_27=0, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=false, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=true, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]  RET   call top_step(hbv_MAIN_B_1, hbv_MAIN_B_2, hbv_MAIN_D_3, hbv_MAIN_E_4, hbv_MAIN_F_5, hbv_MAIN_G_6, hbv_MAIN_H_7, hbv_MAIN_H_8, hbv_MAIN_I_9, hbv_MAIN_K_10, hhv_MAIN_O1_10, hbv_MAIN_U_11, hbv_MAIN_V_12, hbv_MAIN_W_13, hbv_MAIN_X_14, hbv_MAIN_Y_15, hbv_MAIN_Z_16, hbv_MAIN_A1_17, hbv_MAIN_B1_18, hbv_MAIN_C1_19, hbv_MAIN_D1_20, hhv_MAIN_E1_0, hhv_MAIN_F1_1, hhv_MAIN_G1_2, hhv_MAIN_H1_3, hhv_MAIN_I1_4, hhv_MAIN_J1_5, hhv_MAIN_K1_6, hhv_MAIN_L1_7, hhv_MAIN_M1_8, hhv_MAIN_N1_9);
      VAL   [hbv_MAIN_A1_17=1, hbv_MAIN_B1_18=false, hbv_MAIN_B_1=false, hbv_MAIN_B_2=false, hbv_MAIN_C1_19=true, hbv_MAIN_D1_20=false, hbv_MAIN_D_3=false, hbv_MAIN_E_4=false, hbv_MAIN_F_5=false, hbv_MAIN_G_6=true, hbv_MAIN_H_7=false, hbv_MAIN_H_8=false, hbv_MAIN_I_9=false, hbv_MAIN_K_10=1, hbv_MAIN_U_11=1, hbv_MAIN_V_12=false, hbv_MAIN_W_13=0, hbv_MAIN_X_14=0, hbv_MAIN_Y_15=0, hbv_MAIN_Z_16=0, hhv_MAIN_E1_0=1, hhv_MAIN_F1_1=false, hhv_MAIN_G1_2=0, hhv_MAIN_H1_3=0, hhv_MAIN_I1_4=0, hhv_MAIN_J1_5=1, hhv_MAIN_K1_6=0, hhv_MAIN_L1_7=false, hhv_MAIN_M1_8=true, hhv_MAIN_N1_9=false, hhv_MAIN_O1_10=false]
[L0]  CALL  call MAIN(hbv_MAIN_U_11, hbv_MAIN_V_12, hbv_MAIN_W_13, hbv_MAIN_X_14, hbv_MAIN_Y_15, hbv_MAIN_Z_16, hbv_MAIN_A1_17, hbv_MAIN_B1_18, hbv_MAIN_C1_19, hbv_MAIN_D1_20, hbv_MAIN_K_21);
      VAL   [hhv_MAIN_E1_0=1, hhv_MAIN_F1_1=false, hhv_MAIN_G1_2=0, hhv_MAIN_H1_3=0, hhv_MAIN_I1_4=0, hhv_MAIN_J1_5=0, hhv_MAIN_K1_6=1, hhv_MAIN_L1_7=false, hhv_MAIN_M1_8=true, hhv_MAIN_N1_9=false, hhv_MAIN_O1_10=true]
[L0]  CALL  call top_reset(hbv_MAIN_A_1, hbv_MAIN_B_2, hbv_MAIN_C_3, hbv_MAIN_D_4, hbv_MAIN_E_5, hbv_MAIN_F_6, hbv_MAIN_G_7, hbv_MAIN_H_8, hbv_MAIN_I_9, hbv_MAIN_J_10, hbv_MAIN_U_11, hbv_MAIN_V_12, hbv_MAIN_W_13, hbv_MAIN_X_14, hbv_MAIN_Y_15, hbv_MAIN_Z_16, hbv_MAIN_A1_17, hbv_MAIN_B1_18, hbv_MAIN_C1_19, hbv_MAIN_D1_20);
      VAL   [hhv_top_reset_A_0=1, hhv_top_reset_B_1=false, hhv_top_reset_C_2=0, hhv_top_reset_D_3=-1, hhv_top_reset_E_4=0, hhv_top_reset_F_5=1, hhv_top_reset_G_6=2, hhv_top_reset_H_7=true, hhv_top_reset_I_8=false, hhv_top_reset_J_9=false, hhv_top_reset_K_10=1, hhv_top_reset_L_11=true, hhv_top_reset_M_12=0, hhv_top_reset_N_13=-1, hhv_top_reset_O_14=0, hhv_top_reset_P_15=1, hhv_top_reset_Q_16=2, hhv_top_reset_R_17=true, hhv_top_reset_S_18=false, hhv_top_reset_T_19=true]
[L0]  CALL  call Sofar_reset(hhv_top_reset_I_8, hhv_top_reset_J_9, hhv_top_reset_S_18, hhv_top_reset_T_19);
      VAL   [hhv_Sofar_reset_A_0=false, hhv_Sofar_reset_C_2=false, hhv_Sofar_reset_D_3=true]
[L0]        assume !!hhv_Sofar_reset_D_3 && !((hhv_Sofar_reset_C_2 || hhv_Sofar_reset_A_0) && (!hhv_Sofar_reset_A_0 || !hhv_Sofar_reset_C_2));
      VAL   [hhv_Sofar_reset_A_0=false, hhv_Sofar_reset_C_2=false, hhv_Sofar_reset_D_3=true]
[L0]  RET   call Sofar_reset(hhv_top_reset_I_8, hhv_top_reset_J_9, hhv_top_reset_S_18, hhv_top_reset_T_19);
      VAL   [hhv_top_reset_A_0=1, hhv_top_reset_B_1=false, hhv_top_reset_C_2=0, hhv_top_reset_D_3=-1, hhv_top_reset_E_4=0, hhv_top_reset_F_5=1, hhv_top_reset_G_6=2, hhv_top_reset_H_7=true, hhv_top_reset_I_8=false, hhv_top_reset_J_9=false, hhv_top_reset_K_10=1, hhv_top_reset_L_11=true, hhv_top_reset_M_12=0, hhv_top_reset_N_13=-1, hhv_top_reset_O_14=0, hhv_top_reset_P_15=1, hhv_top_reset_Q_16=2, hhv_top_reset_R_17=true, hhv_top_reset_S_18=false, hhv_top_reset_T_19=true]
[L0]  CALL  call illinois_reset(hhv_top_reset_C_2, hhv_top_reset_D_3, hhv_top_reset_E_4, hhv_top_reset_F_5, hhv_top_reset_G_6, hhv_top_reset_H_7, hhv_top_reset_M_12, hhv_top_reset_N_13, hhv_top_reset_O_14, hhv_top_reset_P_15, hhv_top_reset_Q_16, hhv_top_reset_R_17);
      VAL   [hhv_illinois_reset_A_0=0, hhv_illinois_reset_B_1=-1, hhv_illinois_reset_C_2=0, hhv_illinois_reset_D_3=1, hhv_illinois_reset_E_4=2, hhv_illinois_reset_G_6=0, hhv_illinois_reset_H_7=-1, hhv_illinois_reset_I_8=0, hhv_illinois_reset_J_9=1, hhv_illinois_reset_K_10=2, hhv_illinois_reset_L_11=true]
[L0]        assume ((((hhv_illinois_reset_J_9 == hhv_illinois_reset_D_3 && hhv_illinois_reset_H_7 == hhv_illinois_reset_B_1) && hhv_illinois_reset_K_10 == hhv_illinois_reset_E_4) && hhv_illinois_reset_I_8 == hhv_illinois_reset_C_2) && !!hhv_illinois_reset_L_11) && hhv_illinois_reset_G_6 == hhv_illinois_reset_A_0;
      VAL   [hhv_illinois_reset_A_0=0, hhv_illinois_reset_B_1=-1, hhv_illinois_reset_C_2=0, hhv_illinois_reset_D_3=1, hhv_illinois_reset_E_4=2, hhv_illinois_reset_G_6=0, hhv_illinois_reset_H_7=-1, hhv_illinois_reset_I_8=0, hhv_illinois_reset_J_9=1, hhv_illinois_reset_K_10=2, hhv_illinois_reset_L_11=true]
[L0]  RET   call illinois_reset(hhv_top_reset_C_2, hhv_top_reset_D_3, hhv_top_reset_E_4, hhv_top_reset_F_5, hhv_top_reset_G_6, hhv_top_reset_H_7, hhv_top_reset_M_12, hhv_top_reset_N_13, hhv_top_reset_O_14, hhv_top_reset_P_15, hhv_top_reset_Q_16, hhv_top_reset_R_17);
      VAL   [hhv_top_reset_A_0=1, hhv_top_reset_B_1=false, hhv_top_reset_C_2=0, hhv_top_reset_D_3=-1, hhv_top_reset_E_4=0, hhv_top_reset_F_5=1, hhv_top_reset_G_6=2, hhv_top_reset_H_7=true, hhv_top_reset_I_8=false, hhv_top_reset_J_9=false, hhv_top_reset_K_10=1, hhv_top_reset_L_11=true, hhv_top_reset_M_12=0, hhv_top_reset_N_13=-1, hhv_top_reset_O_14=0, hhv_top_reset_P_15=1, hhv_top_reset_Q_16=2, hhv_top_reset_R_17=true, hhv_top_reset_S_18=false, hhv_top_reset_T_19=true]
[L0]  CALL  call First_reset(hhv_top_reset_A_0, hhv_top_reset_B_1, hhv_top_reset_K_10, hhv_top_reset_L_11);
      VAL   [hhv_First_reset_A_0=1, hhv_First_reset_C_2=1, hhv_First_reset_D_3=true]
[L0]        assume hhv_First_reset_C_2 == hhv_First_reset_A_0 && !!hhv_First_reset_D_3;
      VAL   [hhv_First_reset_A_0=1, hhv_First_reset_C_2=1, hhv_First_reset_D_3=true]
[L0]  RET   call First_reset(hhv_top_reset_A_0, hhv_top_reset_B_1, hhv_top_reset_K_10, hhv_top_reset_L_11);
      VAL   [hhv_top_reset_A_0=1, hhv_top_reset_B_1=false, hhv_top_reset_C_2=0, hhv_top_reset_D_3=-1, hhv_top_reset_E_4=0, hhv_top_reset_F_5=1, hhv_top_reset_G_6=2, hhv_top_reset_H_7=true, hhv_top_reset_I_8=false, hhv_top_reset_J_9=false, hhv_top_reset_K_10=1, hhv_top_reset_L_11=true, hhv_top_reset_M_12=0, hhv_top_reset_N_13=-1, hhv_top_reset_O_14=0, hhv_top_reset_P_15=1, hhv_top_reset_Q_16=2, hhv_top_reset_R_17=true, hhv_top_reset_S_18=false, hhv_top_reset_T_19=true]
[L0]  RET   call top_reset(hbv_MAIN_A_1, hbv_MAIN_B_2, hbv_MAIN_C_3, hbv_MAIN_D_4, hbv_MAIN_E_5, hbv_MAIN_F_6, hbv_MAIN_G_7, hbv_MAIN_H_8, hbv_MAIN_I_9, hbv_MAIN_J_10, hbv_MAIN_U_11, hbv_MAIN_V_12, hbv_MAIN_W_13, hbv_MAIN_X_14, hbv_MAIN_Y_15, hbv_MAIN_Z_16, hbv_MAIN_A1_17, hbv_MAIN_B1_18, hbv_MAIN_C1_19, hbv_MAIN_D1_20);
      VAL   [hbv_MAIN_A1_17=2, hbv_MAIN_A_1=1, hbv_MAIN_B1_18=true, hbv_MAIN_B_2=false, hbv_MAIN_C1_19=false, hbv_MAIN_C_3=0, hbv_MAIN_D1_20=true, hbv_MAIN_D_4=-1, hbv_MAIN_E_5=0, hbv_MAIN_F_6=1, hbv_MAIN_G_7=2, hbv_MAIN_H_8=true, hbv_MAIN_I_9=false, hbv_MAIN_J_10=false, hbv_MAIN_U_11=1, hbv_MAIN_V_12=true, hbv_MAIN_W_13=0, hbv_MAIN_X_14=-1, hbv_MAIN_Y_15=0, hbv_MAIN_Z_16=1, hhv_MAIN_E1_0=1, hhv_MAIN_F1_1=false, hhv_MAIN_G1_2=0, hhv_MAIN_H1_3=0, hhv_MAIN_I1_4=0, hhv_MAIN_J1_5=0, hhv_MAIN_K1_6=1, hhv_MAIN_L1_7=false, hhv_MAIN_M1_8=true, hhv_MAIN_N1_9=false, hhv_MAIN_O1_10=true]
[L0]  CALL  call INIT_STATE();
[L0]  RET   call INIT_STATE();
      VAL   [hbv_MAIN_A1_17=2, hbv_MAIN_A_1=1, hbv_MAIN_B1_18=true, hbv_MAIN_B_2=false, hbv_MAIN_C1_19=false, hbv_MAIN_C_3=0, hbv_MAIN_D1_20=true, hbv_MAIN_D_4=-1, hbv_MAIN_E_5=0, hbv_MAIN_F_6=1, hbv_MAIN_G_7=2, hbv_MAIN_H_8=true, hbv_MAIN_I_9=false, hbv_MAIN_J_10=false, hbv_MAIN_U_11=1, hbv_MAIN_V_12=true, hbv_MAIN_W_13=0, hbv_MAIN_X_14=-1, hbv_MAIN_Y_15=0, hbv_MAIN_Z_16=1, hhv_MAIN_E1_0=1, hhv_MAIN_F1_1=false, hhv_MAIN_G1_2=0, hhv_MAIN_H1_3=0, hhv_MAIN_I1_4=0, hhv_MAIN_J1_5=0, hhv_MAIN_K1_6=1, hhv_MAIN_L1_7=false, hhv_MAIN_M1_8=true, hhv_MAIN_N1_9=false, hhv_MAIN_O1_10=true]
[L0]  CALL  call top_step(hbv_MAIN_K_21, hbv_MAIN_L_22, hbv_MAIN_M_23, hbv_MAIN_N_24, hbv_MAIN_O_25, hbv_MAIN_P_26, hbv_MAIN_Q_27, hbv_MAIN_R_28, hbv_MAIN_S_29, hbv_MAIN_T_30, hhv_MAIN_O1_10, hbv_MAIN_U_11, hbv_MAIN_V_12, hbv_MAIN_W_13, hbv_MAIN_X_14, hbv_MAIN_Y_15, hbv_MAIN_Z_16, hbv_MAIN_A1_17, hbv_MAIN_B1_18, hbv_MAIN_C1_19, hbv_MAIN_D1_20, hhv_MAIN_E1_0, hhv_MAIN_F1_1, hhv_MAIN_G1_2, hhv_MAIN_H1_3, hhv_MAIN_I1_4, hhv_MAIN_J1_5, hhv_MAIN_K1_6, hhv_MAIN_L1_7, hhv_MAIN_M1_8, hhv_MAIN_N1_9);
      VAL   [hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=true, hhv_top_step_D1_11=1, hhv_top_step_E1_12=true, hhv_top_step_F1_13=0, hhv_top_step_G1_14=-1, hhv_top_step_H1_15=0, hhv_top_step_I1_16=1, hhv_top_step_J1_17=2, hhv_top_step_K1_18=true, hhv_top_step_L1_19=false, hhv_top_step_M1_20=true, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=0, hhv_top_step_S_0=false, hhv_top_step_T1_27=1, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=true, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=false, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]        assume ((((((((((!(((!hbv_top_step_B_8 || hhv_top_step_B1_9 <= 0) || !hbv_top_step_A_9) && ((hbv_top_step_B_8 && 0 < hhv_top_step_B1_9) || hbv_top_step_A_9)) && !((!hbv_top_step_C_7 || !hhv_top_step_L1_19) && (hhv_top_step_L1_19 || hbv_top_step_C_7))) && hhv_top_step_D1_11 == hbv_top_step_K_5) && hhv_top_step_J1_17 == hbv_top_step_I_4) && hhv_top_step_I1_16 == hbv_top_step_H_3) && !(((!hbv_top_step_M_16 || hhv_top_step_C1_10) || hbv_top_step_O_11 + hbv_top_step_R_12 + hbv_top_step_P_13 == hbv_top_step_N_14 + hbv_top_step_Q_15) && (!hhv_top_step_C1_10 || (hbv_top_step_M_16 && hbv_top_step_O_11 + hbv_top_step_R_12 + hbv_top_step_P_13 != hbv_top_step_N_14 + hbv_top_step_Q_15)))) && !((hhv_top_step_K1_18 || hbv_top_step_J_18) && (!hbv_top_step_J_18 || !hhv_top_step_K1_18))) && hhv_top_step_F1_13 == hbv_top_step_E_10) && !((!hbv_top_step_D_6 || !hhv_top_step_M1_20) && (hhv_top_step_M1_20 || hbv_top_step_D_6))) && hhv_top_step_G1_14 == hbv_top_step_F_2) && !((hhv_top_step_E1_12 || hbv_top_step_L_17) && (!hbv_top_step_L_17 || !hhv_top_step_E1_12))) && hhv_top_step_H1_15 == hbv_top_step_G_1;
      VAL   [hbv_top_step_A_9=true, hbv_top_step_B_8=true, hbv_top_step_C_7=false, hbv_top_step_D_6=true, hbv_top_step_E_10=0, hbv_top_step_F_2=-1, hbv_top_step_G_1=0, hbv_top_step_H_3=1, hbv_top_step_I_4=2, hbv_top_step_J_18=true, hbv_top_step_K_5=1, hbv_top_step_L_17=true, hbv_top_step_M_16=true, hbv_top_step_N_14=1, hbv_top_step_O_11=0, hbv_top_step_P_13=0, hbv_top_step_Q_15=0, hbv_top_step_R_12=1, hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=true, hhv_top_step_D1_11=1, hhv_top_step_E1_12=true, hhv_top_step_F1_13=0, hhv_top_step_G1_14=-1, hhv_top_step_H1_15=0, hhv_top_step_I1_16=1, hhv_top_step_J1_17=2, hhv_top_step_K1_18=true, hhv_top_step_L1_19=false, hhv_top_step_M1_20=true, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=0, hhv_top_step_S_0=false, hhv_top_step_T1_27=1, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=true, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=false, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]  CALL  call excludes9_fun(hhv_top_step_S_0, hhv_top_step_T_1, hhv_top_step_U_2, hhv_top_step_V_3, hhv_top_step_W_4, hhv_top_step_X_5, hhv_top_step_Y_6, hhv_top_step_Z_7, hhv_top_step_A1_8, hbv_top_step_B_8);
      VAL   [hhv_excludes9_fun_A_0=false, hhv_excludes9_fun_B_1=false, hhv_excludes9_fun_C_2=true, hhv_excludes9_fun_D_3=false, hhv_excludes9_fun_E_4=false, hhv_excludes9_fun_F_5=false, hhv_excludes9_fun_G_6=false, hhv_excludes9_fun_H_7=false, hhv_excludes9_fun_I_8=false, hhv_excludes9_fun_J_9=true]
[L0]        assume !((!hhv_excludes9_fun_J_9 || (((((((((((((((((hhv_excludes9_fun_H_7 || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4) || !hhv_excludes9_fun_C_2) && ((((((((!hhv_excludes9_fun_D_3 || hhv_excludes9_fun_H_7) || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_E_4)) && ((((((((!hhv_excludes9_fun_B_1 || hhv_excludes9_fun_H_7) || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4)) && ((((((((hhv_excludes9_fun_H_7 || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4)) && ((((((((!hhv_excludes9_fun_F_5 || hhv_excludes9_fun_H_7) || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4)) && ((((((((hhv_excludes9_fun_H_7 || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || !hhv_excludes9_fun_E_4)) && ((((((((hhv_excludes9_fun_H_7 || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4) || !hhv_excludes9_fun_I_8)) && ((((((((!hhv_excludes9_fun_G_6 || hhv_excludes9_fun_H_7) || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4)) && ((((((((hhv_excludes9_fun_H_7 || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4) || !hhv_excludes9_fun_A_0)) && ((((((((!hhv_excludes9_fun_H_7 || hhv_excludes9_fun_I_8) || hhv_excludes9_fun_B_1) || hhv_excludes9_fun_C_2) || hhv_excludes9_fun_A_0) || hhv_excludes9_fun_F_5) || hhv_excludes9_fun_G_6) || hhv_excludes9_fun_D_3) || hhv_excludes9_fun_E_4))) && ((((((((((((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_E_4) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || hhv_excludes9_fun_J_9) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && hhv_excludes9_fun_G_6) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_F_5 && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_B_1) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8) && !hhv_excludes9_fun_E_4)) || ((((((((!hhv_excludes9_fun_B_1 && !hhv_excludes9_fun_F_5) && !hhv_excludes9_fun_H_7) && !hhv_excludes9_fun_D_3) && !hhv_excludes9_fun_G_6) && hhv_excludes9_fun_E_4) && !hhv_excludes9_fun_A_0) && !hhv_excludes9_fun_C_2) && !hhv_excludes9_fun_I_8)));
      VAL   [hhv_excludes9_fun_A_0=false, hhv_excludes9_fun_B_1=false, hhv_excludes9_fun_C_2=true, hhv_excludes9_fun_D_3=false, hhv_excludes9_fun_E_4=false, hhv_excludes9_fun_F_5=false, hhv_excludes9_fun_G_6=false, hhv_excludes9_fun_H_7=false, hhv_excludes9_fun_I_8=false, hhv_excludes9_fun_J_9=true]
[L0]  RET   call excludes9_fun(hhv_top_step_S_0, hhv_top_step_T_1, hhv_top_step_U_2, hhv_top_step_V_3, hhv_top_step_W_4, hhv_top_step_X_5, hhv_top_step_Y_6, hhv_top_step_Z_7, hhv_top_step_A1_8, hbv_top_step_B_8);
      VAL   [hbv_top_step_A_9=true, hbv_top_step_B_8=true, hbv_top_step_C_7=false, hbv_top_step_D_6=true, hbv_top_step_E_10=0, hbv_top_step_F_2=-1, hbv_top_step_G_1=0, hbv_top_step_H_3=1, hbv_top_step_I_4=2, hbv_top_step_J_18=true, hbv_top_step_K_5=1, hbv_top_step_L_17=true, hbv_top_step_M_16=true, hbv_top_step_N_14=1, hbv_top_step_O_11=0, hbv_top_step_P_13=0, hbv_top_step_Q_15=0, hbv_top_step_R_12=1, hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=true, hhv_top_step_D1_11=1, hhv_top_step_E1_12=true, hhv_top_step_F1_13=0, hhv_top_step_G1_14=-1, hhv_top_step_H1_15=0, hhv_top_step_I1_16=1, hhv_top_step_J1_17=2, hhv_top_step_K1_18=true, hhv_top_step_L1_19=false, hhv_top_step_M1_20=true, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=0, hhv_top_step_S_0=false, hhv_top_step_T1_27=1, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=true, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=false, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]  CALL  call Sofar_step(hbv_top_step_A_9, hbv_top_step_M_16, hbv_top_step_C_7, hbv_top_step_D_6, hhv_top_step_V1_29, hhv_top_step_W1_30);
      VAL   [hhv_Sofar_step_C_0=true, hhv_Sofar_step_D_1=true, hhv_Sofar_step_E_2=false, hhv_Sofar_step_F_3=true, hhv_Sofar_step_G_4=true, hhv_Sofar_step_H_5=false]
[L0]        assume ((((!((!hhv_Sofar_step_F_3 || !hbv_Sofar_step_A_2) && (hbv_Sofar_step_A_2 || hhv_Sofar_step_F_3)) && !((!hbv_Sofar_step_B_1 && (hhv_Sofar_step_D_1 || (hhv_Sofar_step_C_0 && hhv_Sofar_step_E_2))) && ((!hhv_Sofar_step_D_1 || !hhv_Sofar_step_C_0) || !hhv_Sofar_step_E_2))) && !((hhv_Sofar_step_G_4 || hhv_Sofar_step_D_1) && (!hhv_Sofar_step_D_1 || !hhv_Sofar_step_G_4))) && !hhv_Sofar_step_H_5) && !((hbv_Sofar_step_B_1 || hbv_Sofar_step_A_2) && (!hbv_Sofar_step_B_1 || !hbv_Sofar_step_A_2))) && !(((!hhv_Sofar_step_D_1 || !hhv_Sofar_step_C_0) && hbv_Sofar_step_B_1) && (hhv_Sofar_step_C_0 || hhv_Sofar_step_D_1));
      VAL   [hhv_Sofar_step_C_0=true, hhv_Sofar_step_D_1=true, hhv_Sofar_step_E_2=false, hhv_Sofar_step_F_3=true, hhv_Sofar_step_G_4=true, hhv_Sofar_step_H_5=false]
[L0]  RET   call Sofar_step(hbv_top_step_A_9, hbv_top_step_M_16, hbv_top_step_C_7, hbv_top_step_D_6, hhv_top_step_V1_29, hhv_top_step_W1_30);
      VAL   [hbv_top_step_A_9=true, hbv_top_step_B_8=true, hbv_top_step_C_7=false, hbv_top_step_D_6=true, hbv_top_step_E_10=0, hbv_top_step_F_2=-1, hbv_top_step_G_1=0, hbv_top_step_H_3=1, hbv_top_step_I_4=2, hbv_top_step_J_18=true, hbv_top_step_K_5=1, hbv_top_step_L_17=true, hbv_top_step_M_16=true, hbv_top_step_N_14=1, hbv_top_step_O_11=0, hbv_top_step_P_13=0, hbv_top_step_Q_15=0, hbv_top_step_R_12=1, hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=true, hhv_top_step_D1_11=1, hhv_top_step_E1_12=true, hhv_top_step_F1_13=0, hhv_top_step_G1_14=-1, hhv_top_step_H1_15=0, hhv_top_step_I1_16=1, hhv_top_step_J1_17=2, hhv_top_step_K1_18=true, hhv_top_step_L1_19=false, hhv_top_step_M1_20=true, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=0, hhv_top_step_S_0=false, hhv_top_step_T1_27=1, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=true, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=false, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]  CALL  call illinois_step(hhv_top_step_S_0, hhv_top_step_T_1, hhv_top_step_U_2, hhv_top_step_V_3, hhv_top_step_W_4, hhv_top_step_X_5, hhv_top_step_Y_6, hhv_top_step_Z_7, hhv_top_step_A1_8, hhv_top_step_B1_9, hbv_top_step_N_14, hbv_top_step_O_11, hbv_top_step_P_13, hbv_top_step_Q_15, hbv_top_step_E_10, hbv_top_step_F_2, hbv_top_step_G_1, hbv_top_step_H_3, hbv_top_step_I_4, hbv_top_step_J_18, hhv_top_step_P1_23, hhv_top_step_Q1_24, hhv_top_step_R1_25, hhv_top_step_S1_26, hhv_top_step_T1_27, hhv_top_step_U1_28);
      VAL   [hhv_illinois_step_A1_15=-1, hhv_illinois_step_B1_16=0, hhv_illinois_step_C1_17=1, hhv_illinois_step_D1_18=2, hhv_illinois_step_E1_19=true, hhv_illinois_step_F1_20=0, hhv_illinois_step_G1_21=0, hhv_illinois_step_H1_22=0, hhv_illinois_step_I1_23=0, hhv_illinois_step_J1_24=1, hhv_illinois_step_K1_25=false, hhv_illinois_step_L_0=false, hhv_illinois_step_M_1=false, hhv_illinois_step_N_2=true, hhv_illinois_step_O_3=false, hhv_illinois_step_P_4=false, hhv_illinois_step_Q_5=false, hhv_illinois_step_R_6=false, hhv_illinois_step_S_7=false, hhv_illinois_step_T_8=false, hhv_illinois_step_U_9=1, hhv_illinois_step_V_10=1, hhv_illinois_step_W_11=0, hhv_illinois_step_X_12=0, hhv_illinois_step_Y_13=0, hhv_illinois_step_Z_14=0]
[L0]        assume (((((((((((((((((((((!(((hhv_illinois_step_L_0 && ((hhv_illinois_step_D1_18 != hhv_illinois_step_V_10 && !hbv_illinois_step_C_8) || (hbv_illinois_step_C_8 && hhv_illinois_step_V_10 + 1 != hhv_illinois_step_D1_18))) || (!hhv_illinois_step_L_0 && ((!hhv_illinois_step_M_1 && ((((!hbv_illinois_step_D_6 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10) || (hbv_illinois_step_D_6 && hhv_illinois_step_V_10 + 1 != hhv_illinois_step_D1_18)) && hhv_illinois_step_N_2) || (((!hhv_illinois_step_P_4 && ((((hbv_illinois_step_I_4 && hhv_illinois_step_C1_17 + hhv_illinois_step_D1_18 + hhv_illinois_step_A1_15 + hhv_illinois_step_Z_14 != hhv_illinois_step_V_10 + 1) || (hhv_illinois_step_D1_18 != hhv_illinois_step_V_10 && !hbv_illinois_step_I_4)) && hhv_illinois_step_Q_5) || (((hhv_illinois_step_R_6 && ((!hbv_illinois_step_J_3 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10) || (hbv_illinois_step_J_3 && hhv_illinois_step_V_10 != hhv_illinois_step_D1_18 + 1))) || (((hhv_illinois_step_S_7 && ((!hbv_illinois_step_B_1 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10) || (hbv_illinois_step_B_1 && hhv_illinois_step_V_10 != hhv_illinois_step_D1_18 + 1))) || (((!hhv_illinois_step_T_8 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10) || (hhv_illinois_step_T_8 && ((hhv_illinois_step_D1_18 != hhv_illinois_step_V_10 && !hbv_illinois_step_E_2) || (hbv_illinois_step_E_2 && hhv_illinois_step_V_10 != hhv_illinois_step_D1_18 + 1)))) && !hhv_illinois_step_S_7)) && !hhv_illinois_step_R_6)) && !hhv_illinois_step_Q_5))) || (((hhv_illinois_step_V_10 + 1 != hhv_illinois_step_D1_18 + hhv_illinois_step_Z_14 && hbv_illinois_step_H_5) || (!hbv_illinois_step_H_5 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10)) && hhv_illinois_step_P_4)) && !hhv_illinois_step_N_2))) || (hhv_illinois_step_M_1 && ((!hbv_illinois_step_F_7 && hhv_illinois_step_D1_18 != hhv_illinois_step_V_10) || (hbv_illinois_step_F_7 && hhv_illinois_step_V_10 + 1 != hhv_illinois_step_D1_18)))))) && !hbv_illinois_step_K_9) && !((hbv_illinois_step_G_11 || 1 <= hhv_illinois_step_A1_15) && (hhv_illinois_step_A1_15 < 1 || !hbv_illinois_step_G_11))) && hhv_illinois_step_I1_23 == hhv_illinois_step_W_11) && !((hbv_illinois_step_H_5 || 1 <= hhv_illinois_step_Z_14) && (!hbv_illinois_step_H_5 || hhv_illinois_step_Z_14 < 1))) && !(!hbv_illinois_step_K_9 && ((((((hbv_illinois_step_C_8 && hhv_illinois_step_A1_15 + 1 != hhv_illinois_step_X_12) || (hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hbv_illinois_step_C_8)) && hhv_illinois_step_L_0) || (hhv_illinois_step_M_1 && ((hhv_illinois_step_W_11 + 1 != hhv_illinois_step_C1_17 && hbv_illinois_step_F_7) || (!hbv_illinois_step_F_7 && hhv_illinois_step_C1_17 != hhv_illinois_step_W_11)))) || (!hhv_illinois_step_M_1 && ((hhv_illinois_step_O_3 && ((hhv_illinois_step_C1_17 != hhv_illinois_step_W_11 && !hbv_illinois_step_G_11) || (hhv_illinois_step_C1_17 + 1 != hhv_illinois_step_W_11 && hbv_illinois_step_G_11))) || (!hhv_illinois_step_O_3 && ((!hhv_illinois_step_P_4 && ((((hhv_illinois_step_W_11 != 1 && hbv_illinois_step_I_4) || (hhv_illinois_step_C1_17 != hhv_illinois_step_W_11 && !hbv_illinois_step_I_4)) && hhv_illinois_step_Q_5) || (!hhv_illinois_step_Q_5 && ((hhv_illinois_step_C1_17 != hhv_illinois_step_W_11 && !hhv_illinois_step_R_6) || (hhv_illinois_step_R_6 && ((!hbv_illinois_step_J_3 && hhv_illinois_step_C1_17 != hhv_illinois_step_W_11) || (hhv_illinois_step_W_11 + 1 != hhv_illinois_step_C1_17 && hbv_illinois_step_J_3))))))) || (((hhv_illinois_step_C1_17 + 1 != hhv_illinois_step_W_11 && hbv_illinois_step_H_5) || (!hbv_illinois_step_H_5 && hhv_illinois_step_C1_17 != hhv_illinois_step_W_11)) && hhv_illinois_step_P_4)))))) || (!hhv_illinois_step_L_0 && ((((!hhv_illinois_step_O_3 && ((((hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hhv_illinois_step_T_8) || (hhv_illinois_step_T_8 && ((hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 + 1 && hbv_illinois_step_E_2) || (hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hbv_illinois_step_E_2)))) && !hhv_illinois_step_Q_5) || (((hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hbv_illinois_step_I_4) || (hhv_illinois_step_X_12 != 0 && hbv_illinois_step_I_4)) && hhv_illinois_step_Q_5))) || (hhv_illinois_step_O_3 && ((hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hbv_illinois_step_G_11) || (hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 + 1 && hbv_illinois_step_G_11)))) && !hhv_illinois_step_N_2) || (((hhv_illinois_step_A1_15 != hhv_illinois_step_X_12 && !hbv_illinois_step_D_6) || (hbv_illinois_step_D_6 && hhv_illinois_step_B1_16 != hhv_illinois_step_X_12)) && hhv_illinois_step_N_2)))))) && !((!hbv_illinois_step_B_1 || hhv_illinois_step_Z_14 < 1) && (hbv_illinois_step_B_1 || 1 <= hhv_illinois_step_Z_14))) && !hhv_illinois_step_K1_25) && hhv_illinois_step_J1_24 == hhv_illinois_step_V_10) && !(((!hbv_illinois_step_F_7 || hhv_illinois_step_C1_17 < 1) || hhv_illinois_step_D1_18 < 1) && ((1 <= hhv_illinois_step_C1_17 && 1 <= hhv_illinois_step_D1_18) || hbv_illinois_step_F_7))) && hhv_illinois_step_G1_21 == hhv_illinois_step_X_12) && !((hbv_illinois_step_I_4 || 1 <= hhv_illinois_step_D1_18) && (hhv_illinois_step_D1_18 < 1 || !hbv_illinois_step_I_4))) && !(hbv_illinois_step_K_9 && (hhv_illinois_step_X_12 != 0 || hhv_illinois_step_W_11 != 0))) && !((hbv_illinois_step_C_8 || (((hhv_illinois_step_C1_17 == 0 && hhv_illinois_step_Z_14 == 0) && hhv_illinois_step_A1_15 == 0) && 1 <= hhv_illinois_step_D1_18)) && ((((hhv_illinois_step_A1_15 != 0 || hhv_illinois_step_C1_17 != 0) || hhv_illinois_step_Z_14 != 0) || hhv_illinois_step_D1_18 < 1) || !hbv_illinois_step_C_8))) && !((!hbv_illinois_step_J_3 || hhv_illinois_step_C1_17 < 1) && (1 <= hhv_illinois_step_C1_17 || hbv_illinois_step_J_3))) && !(hbv_illinois_step_K_9 && ((hhv_illinois_step_U_9 <= 0 && hhv_illinois_step_V_10 + hhv_illinois_step_U_9 != 1) || (hhv_illinois_step_V_10 != hhv_illinois_step_U_9 && 0 < hhv_illinois_step_U_9)))) && hhv_illinois_step_H1_22 == 0) && !((hbv_illinois_step_K_9 || hbv_illinois_step_A_10) && (!hbv_illinois_step_K_9 || !hbv_illinois_step_A_10))) && !(!hbv_illinois_step_K_9 && ((!hhv_illinois_step_M_1 && ((((hbv_illinois_step_D_6 && hhv_illinois_step_Y_13 != hhv_illinois_step_A1_15 + hhv_illinois_step_Z_14 + 1) || (hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13 && !hbv_illinois_step_D_6)) && hhv_illinois_step_N_2) || (((((hhv_illinois_step_Y_13 != 0 && hbv_illinois_step_H_5) || (hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13 && !hbv_illinois_step_H_5)) && hhv_illinois_step_P_4) || (!hhv_illinois_step_P_4 && ((((hhv_illinois_step_Y_13 != 0 && hbv_illinois_step_I_4) || (hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13 && !hbv_illinois_step_I_4)) && hhv_illinois_step_Q_5) || (((((!hbv_illinois_step_B_1 && hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13) || (hbv_illinois_step_B_1 && hhv_illinois_step_Y_13 + 1 != hhv_illinois_step_Z_14)) && hhv_illinois_step_S_7) || (hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13 && !hhv_illinois_step_S_7)) && !hhv_illinois_step_Q_5)))) && !hhv_illinois_step_N_2))) || (((hbv_illinois_step_F_7 && hhv_illinois_step_Y_13 != 2 + hhv_illinois_step_Z_14) || (hhv_illinois_step_Z_14 != hhv_illinois_step_Y_13 && !hbv_illinois_step_F_7)) && hhv_illinois_step_M_1)))) && !(((!hbv_illinois_step_D_6 || hhv_illinois_step_D1_18 < 1) || hhv_illinois_step_A1_15 + hhv_illinois_step_Z_14 < 1) && (hbv_illinois_step_D_6 || (1 <= hhv_illinois_step_A1_15 + hhv_illinois_step_Z_14 && 1 <= hhv_illinois_step_D1_18)))) && !(hhv_illinois_step_Y_13 != 0 && hbv_illinois_step_K_9)) && !((!hbv_illinois_step_A_10 || !hhv_illinois_step_E1_19) && (hhv_illinois_step_E1_19 || hbv_illinois_step_A_10))) && !((hbv_illinois_step_E_2 || 1 <= hhv_illinois_step_A1_15) && (hhv_illinois_step_A1_15 < 1 || !hbv_illinois_step_E_2))) && hhv_illinois_step_F1_20 == hhv_illinois_step_Y_13;
      VAL   [hhv_illinois_step_A1_15=-1, hhv_illinois_step_B1_16=0, hhv_illinois_step_C1_17=1, hhv_illinois_step_D1_18=2, hhv_illinois_step_E1_19=true, hhv_illinois_step_F1_20=0, hhv_illinois_step_G1_21=0, hhv_illinois_step_H1_22=0, hhv_illinois_step_I1_23=0, hhv_illinois_step_J1_24=1, hhv_illinois_step_K1_25=false, hhv_illinois_step_L_0=false, hhv_illinois_step_M_1=false, hhv_illinois_step_N_2=true, hhv_illinois_step_O_3=false, hhv_illinois_step_P_4=false, hhv_illinois_step_Q_5=false, hhv_illinois_step_R_6=false, hhv_illinois_step_S_7=false, hhv_illinois_step_T_8=false, hhv_illinois_step_U_9=1, hhv_illinois_step_V_10=1, hhv_illinois_step_W_11=0, hhv_illinois_step_X_12=0, hhv_illinois_step_Y_13=0, hhv_illinois_step_Z_14=0]
[L0]  RET   call illinois_step(hhv_top_step_S_0, hhv_top_step_T_1, hhv_top_step_U_2, hhv_top_step_V_3, hhv_top_step_W_4, hhv_top_step_X_5, hhv_top_step_Y_6, hhv_top_step_Z_7, hhv_top_step_A1_8, hhv_top_step_B1_9, hbv_top_step_N_14, hbv_top_step_O_11, hbv_top_step_P_13, hbv_top_step_Q_15, hbv_top_step_E_10, hbv_top_step_F_2, hbv_top_step_G_1, hbv_top_step_H_3, hbv_top_step_I_4, hbv_top_step_J_18, hhv_top_step_P1_23, hhv_top_step_Q1_24, hhv_top_step_R1_25, hhv_top_step_S1_26, hhv_top_step_T1_27, hhv_top_step_U1_28);
      VAL   [hbv_top_step_A_9=true, hbv_top_step_B_8=true, hbv_top_step_C_7=false, hbv_top_step_D_6=true, hbv_top_step_E_10=0, hbv_top_step_F_2=-1, hbv_top_step_G_1=0, hbv_top_step_H_3=1, hbv_top_step_I_4=2, hbv_top_step_J_18=true, hbv_top_step_K_5=1, hbv_top_step_L_17=true, hbv_top_step_M_16=true, hbv_top_step_N_14=1, hbv_top_step_O_11=0, hbv_top_step_P_13=0, hbv_top_step_Q_15=0, hbv_top_step_R_12=1, hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=true, hhv_top_step_D1_11=1, hhv_top_step_E1_12=true, hhv_top_step_F1_13=0, hhv_top_step_G1_14=-1, hhv_top_step_H1_15=0, hhv_top_step_I1_16=1, hhv_top_step_J1_17=2, hhv_top_step_K1_18=true, hhv_top_step_L1_19=false, hhv_top_step_M1_20=true, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=0, hhv_top_step_S_0=false, hhv_top_step_T1_27=1, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=true, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=false, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]  CALL  call First_step(hhv_top_step_B1_9, hbv_top_step_R_12, hbv_top_step_K_5, hbv_top_step_L_17, hhv_top_step_N1_21, hhv_top_step_O1_22);
      VAL   [hhv_First_step_C_0=1, hhv_First_step_D_1=1, hhv_First_step_E_2=1, hhv_First_step_F_3=true, hhv_First_step_G_4=1, hhv_First_step_H_5=false]
[L0]        assume ((((!((hbv_First_step_B_1 || hbv_First_step_A_2) && (!hbv_First_step_B_1 || !hbv_First_step_A_2)) && !(hhv_First_step_D_1 != hhv_First_step_C_0 && hbv_First_step_B_1)) && !hhv_First_step_H_5) && !((!hhv_First_step_F_3 || !hbv_First_step_A_2) && (hbv_First_step_A_2 || hhv_First_step_F_3))) && !(!hbv_First_step_B_1 && hhv_First_step_E_2 != hhv_First_step_D_1)) && hhv_First_step_G_4 == hhv_First_step_D_1;
      VAL   [hhv_First_step_C_0=1, hhv_First_step_D_1=1, hhv_First_step_E_2=1, hhv_First_step_F_3=true, hhv_First_step_G_4=1, hhv_First_step_H_5=false]
[L0]  RET   call First_step(hhv_top_step_B1_9, hbv_top_step_R_12, hbv_top_step_K_5, hbv_top_step_L_17, hhv_top_step_N1_21, hhv_top_step_O1_22);
      VAL   [hbv_top_step_A_9=true, hbv_top_step_B_8=true, hbv_top_step_C_7=false, hbv_top_step_D_6=true, hbv_top_step_E_10=0, hbv_top_step_F_2=-1, hbv_top_step_G_1=0, hbv_top_step_H_3=1, hbv_top_step_I_4=2, hbv_top_step_J_18=true, hbv_top_step_K_5=1, hbv_top_step_L_17=true, hbv_top_step_M_16=true, hbv_top_step_N_14=1, hbv_top_step_O_11=0, hbv_top_step_P_13=0, hbv_top_step_Q_15=0, hbv_top_step_R_12=1, hhv_top_step_A1_8=false, hhv_top_step_B1_9=1, hhv_top_step_C1_10=true, hhv_top_step_D1_11=1, hhv_top_step_E1_12=true, hhv_top_step_F1_13=0, hhv_top_step_G1_14=-1, hhv_top_step_H1_15=0, hhv_top_step_I1_16=1, hhv_top_step_J1_17=2, hhv_top_step_K1_18=true, hhv_top_step_L1_19=false, hhv_top_step_M1_20=true, hhv_top_step_N1_21=1, hhv_top_step_O1_22=false, hhv_top_step_P1_23=0, hhv_top_step_Q1_24=0, hhv_top_step_R1_25=0, hhv_top_step_S1_26=0, hhv_top_step_S_0=false, hhv_top_step_T1_27=1, hhv_top_step_T_1=false, hhv_top_step_U1_28=false, hhv_top_step_U_2=true, hhv_top_step_V1_29=true, hhv_top_step_V_3=false, hhv_top_step_W1_30=false, hhv_top_step_W_4=false, hhv_top_step_X_5=false, hhv_top_step_Y_6=false, hhv_top_step_Z_7=false]
[L0]  RET   call top_step(hbv_MAIN_K_21, hbv_MAIN_L_22, hbv_MAIN_M_23, hbv_MAIN_N_24, hbv_MAIN_O_25, hbv_MAIN_P_26, hbv_MAIN_Q_27, hbv_MAIN_R_28, hbv_MAIN_S_29, hbv_MAIN_T_30, hhv_MAIN_O1_10, hbv_MAIN_U_11, hbv_MAIN_V_12, hbv_MAIN_W_13, hbv_MAIN_X_14, hbv_MAIN_Y_15, hbv_MAIN_Z_16, hbv_MAIN_A1_17, hbv_MAIN_B1_18, hbv_MAIN_C1_19, hbv_MAIN_D1_20, hhv_MAIN_E1_0, hhv_MAIN_F1_1, hhv_MAIN_G1_2, hhv_MAIN_H1_3, hhv_MAIN_I1_4, hhv_MAIN_J1_5, hhv_MAIN_K1_6, hhv_MAIN_L1_7, hhv_MAIN_M1_8, hhv_MAIN_N1_9);
      VAL   [hbv_MAIN_A1_17=2, hbv_MAIN_A_1=1, hbv_MAIN_B1_18=true, hbv_MAIN_B_2=false, hbv_MAIN_C1_19=false, hbv_MAIN_C_3=0, hbv_MAIN_D1_20=true, hbv_MAIN_D_4=-1, hbv_MAIN_E_5=0, hbv_MAIN_F_6=1, hbv_MAIN_G_7=2, hbv_MAIN_H_8=true, hbv_MAIN_I_9=false, hbv_MAIN_J_10=false, hbv_MAIN_K_21=false, hbv_MAIN_L_22=false, hbv_MAIN_M_23=true, hbv_MAIN_N_24=false, hbv_MAIN_O_25=false, hbv_MAIN_P_26=false, hbv_MAIN_Q_27=false, hbv_MAIN_R_28=false, hbv_MAIN_S_29=false, hbv_MAIN_T_30=1, hbv_MAIN_U_11=1, hbv_MAIN_V_12=true, hbv_MAIN_W_13=0, hbv_MAIN_X_14=-1, hbv_MAIN_Y_15=0, hbv_MAIN_Z_16=1, hhv_MAIN_E1_0=1, hhv_MAIN_F1_1=false, hhv_MAIN_G1_2=0, hhv_MAIN_H1_3=0, hhv_MAIN_I1_4=0, hhv_MAIN_J1_5=0, hhv_MAIN_K1_6=1, hhv_MAIN_L1_7=false, hhv_MAIN_M1_8=true, hhv_MAIN_N1_9=false, hhv_MAIN_O1_10=true]
[L0]  RET   call MAIN(hbv_MAIN_U_11, hbv_MAIN_V_12, hbv_MAIN_W_13, hbv_MAIN_X_14, hbv_MAIN_Y_15, hbv_MAIN_Z_16, hbv_MAIN_A1_17, hbv_MAIN_B1_18, hbv_MAIN_C1_19, hbv_MAIN_D1_20, hbv_MAIN_K_21);
      VAL   [hbv_MAIN_A1_17=1, hbv_MAIN_B1_18=false, hbv_MAIN_B_1=false, hbv_MAIN_B_2=false, hbv_MAIN_C1_19=true, hbv_MAIN_D1_20=false, hbv_MAIN_D_3=false, hbv_MAIN_E_4=false, hbv_MAIN_F_5=false, hbv_MAIN_G_6=true, hbv_MAIN_H_7=false, hbv_MAIN_H_8=false, hbv_MAIN_I_9=false, hbv_MAIN_K_10=1, hbv_MAIN_K_21=true, hbv_MAIN_U_11=1, hbv_MAIN_V_12=false, hbv_MAIN_W_13=0, hbv_MAIN_X_14=0, hbv_MAIN_Y_15=0, hbv_MAIN_Z_16=0, hhv_MAIN_E1_0=1, hhv_MAIN_F1_1=false, hhv_MAIN_G1_2=0, hhv_MAIN_H1_3=0, hhv_MAIN_I1_4=0, hhv_MAIN_J1_5=1, hhv_MAIN_K1_6=0, hhv_MAIN_L1_7=false, hhv_MAIN_M1_8=true, hhv_MAIN_N1_9=false, hhv_MAIN_O1_10=false]
[L0]  RET   call MAIN(hbv_ERR_A_2, hbv_ERR_B_3, hbv_ERR_C_4, hbv_ERR_D_5, hbv_ERR_E_6, hbv_ERR_F_7, hbv_ERR_G_8, hbv_ERR_H_9, hbv_ERR_I_10, hbv_ERR_J_11, hbv_ERR_K_1);
      VAL   [hbv_ERR_A_2=1, hbv_ERR_B_3=false, hbv_ERR_C_4=0, hbv_ERR_D_5=0, hbv_ERR_E_6=0, hbv_ERR_F_7=1, hbv_ERR_G_8=0, hbv_ERR_H_9=false, hbv_ERR_I_10=true, hbv_ERR_J_11=false, hbv_ERR_K_1=false]
[L0]  RET   call ERR();
[L0]  RET   call False();
[L0]        assert false;

  - StatisticsResult: Ultimate Automizer benchmark data
    CFG has 14 procedures, 53 locations, 70 edges, 1 error locations. Started 1 CEGAR loops. OverallTime: 4.7s, OverallIterations: 2, TraceHistogramMax: 2, PathProgramHistogramMax: 1, EmptinessCheckTime: 0.0s, AutomataDifference: 0.9s, DeadEndRemovalTime: 0.0s, HoareAnnotationTime: 0.0s, InitialAbstractionConstructionTime: 0.0s, HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 8 SdHoareTripleChecker+Valid, 0.3s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 5 mSDsluCounter, 599 SdHoareTripleChecker+Invalid, 0.3s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 556 mSDsCounter, 5 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 160 IncrementalHoareTripleChecker+Invalid, 165 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 5 mSolverCounterUnsat, 43 mSDtfsCounter, 160 mSolverCounterSat, 0.0s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown, PredicateUnifierStatistics: 0 DeclaredPredicates, 22 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 20 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 30 ImplicationChecksByTransitivity, 0.9s Time, 0.0s BasicInterpolantAutomatonTime, BiggestAbstraction: size=53occurred in iteration=0, InterpolantAutomatonStates: 18, traceCheckStatistics: No data available, InterpolantConsolidationStatistics: No data available, PathInvariantsStatistics: No data available, 0/0 InterpolantCoveringCapability, TotalInterpolationStatistics: No data available, 0.0s DumpTime, AutomataMinimizationStatistics: 0.0s AutomataMinimizationTime, 1 MinimizatonAttempts, 0 StatesRemovedByMinimization, 0 NontrivialMinimizations, HoareAnnotationStatistics: No data available, RefinementEngineStatistics: TRACE_CHECK: 0.0s SsaConstructionTime, 0.2s SatisfiabilityAnalysisTime, 3.1s InterpolantComputationTime, 121 NumberOfCodeBlocks, 121 NumberOfCodeBlocksAsserted, 2 NumberOfCheckSat, 48 ConstructedInterpolants, 0 QuantifiedInterpolants, 228 SizeOfPredicates, 0 NumberOfNonLiveVariables, 0 ConjunctsInSsa, 0 ConjunctsInUnsatCore, 1 InterpolantComputations, 1 PerfectInterpolantSequences, 0/0 InterpolantCoveringCapability, INVARIANT_SYNTHESIS: No data available, INTERPOLANT_CONSOLIDATION: No data available, ABSTRACT_INTERPRETATION: No data available, PDR: No data available, ACCELERATED_INTERPOLATION: No data available, SIFA: No data available, ReuseStatistics: No data available, ConComCheckerStatistics: No data available
RESULT: Ultimate proved your program to be incorrect!
[2025-04-28 21:21:45,336 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (1)] Forceful destruction successful, exit code 0
Received shutdown request...
unsat
